{"id":"https://openalex.org/W2792778858","doi":"https://doi.org/10.1109/tcsii.2018.2798503","title":"Reconfigurable RO-Path Delay Sensor","display_name":"Reconfigurable RO-Path Delay Sensor","publication_year":2018,"publication_date":"2018-01-25","ids":{"openalex":"https://openalex.org/W2792778858","doi":"https://doi.org/10.1109/tcsii.2018.2798503","mag":"2792778858"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2018.2798503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2798503","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103155608","display_name":"P. Sakellariou","orcid":"https://orcid.org/0000-0002-6481-1844"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"P. Sakellariou","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Patras, Patras, Greece"],"raw_orcid":"https://orcid.org/0000-0002-6481-1844","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021252086","display_name":"Vassilis Paliouras","orcid":"https://orcid.org/0000-0002-1414-7500"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"V. Paliouras","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Patras, Patras, Greece"],"raw_orcid":"https://orcid.org/0000-0002-1414-7500","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2375,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.48627134,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"65","issue":"12","first_page":"2027","last_page":"2031"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.8710358738899231},{"id":"https://openalex.org/keywords/elmore-delay","display_name":"Elmore delay","score":0.7543960213661194},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.7451760768890381},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6880732774734497},{"id":"https://openalex.org/keywords/group-delay-and-phase-delay","display_name":"Group delay and phase delay","score":0.6077145338058472},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.6025840044021606},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5769139528274536},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5638592839241028},{"id":"https://openalex.org/keywords/digital-delay-line","display_name":"Digital delay line","score":0.5397255420684814},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.40565359592437744},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3303532600402832},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.284160315990448},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.20050695538520813},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18167302012443542},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17203474044799805},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.12628784775733948},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12402990460395813}],"concepts":[{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.8710358738899231},{"id":"https://openalex.org/C84434228","wikidata":"https://www.wikidata.org/wiki/Q4531332","display_name":"Elmore delay","level":4,"score":0.7543960213661194},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.7451760768890381},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6880732774734497},{"id":"https://openalex.org/C123792056","wikidata":"https://www.wikidata.org/wiki/Q365988","display_name":"Group delay and phase delay","level":3,"score":0.6077145338058472},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.6025840044021606},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5769139528274536},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5638592839241028},{"id":"https://openalex.org/C30847790","wikidata":"https://www.wikidata.org/wiki/Q4505961","display_name":"Digital delay line","level":4,"score":0.5397255420684814},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.40565359592437744},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3303532600402832},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.284160315990448},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.20050695538520813},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18167302012443542},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17203474044799805},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.12628784775733948},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12402990460395813},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2018.2798503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2798503","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8331806721","display_name":null,"funder_award_id":"MIS 376996","funder_id":"https://openalex.org/F4320321915","funder_display_name":"Ministry of Education and Religious Affairs, Sport and Culture"}],"funders":[{"id":"https://openalex.org/F4320321915","display_name":"Ministry of Education and Religious Affairs, Sport and Culture","ror":"https://ror.org/04zvb9t44"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W581518716","https://openalex.org/W1583788531","https://openalex.org/W1828275881","https://openalex.org/W1979194489","https://openalex.org/W2001114775","https://openalex.org/W2006777860","https://openalex.org/W2013936189","https://openalex.org/W2064537130","https://openalex.org/W2106315190","https://openalex.org/W2122750932","https://openalex.org/W2131235069","https://openalex.org/W2137176071","https://openalex.org/W2171769301","https://openalex.org/W2405841984","https://openalex.org/W4249020130","https://openalex.org/W7074007221"],"related_works":["https://openalex.org/W2114232017","https://openalex.org/W2792778858","https://openalex.org/W2121192822","https://openalex.org/W3015599398","https://openalex.org/W2171284930","https://openalex.org/W2158959564","https://openalex.org/W1551079757","https://openalex.org/W2016838262","https://openalex.org/W2038029292","https://openalex.org/W3133026170"],"abstract_inverted_index":{"In":[0],"this":[1],"brief,":[2],"we":[3,24],"propose":[4],"a":[5,17,26,61,115],"method":[6],"of":[7,37,43,64,69,81,100,103,118,131],"analyzing":[8],"signal":[9],"propagation":[10],"delay":[11,34,91,93,102,120],"in":[12,136],"certain":[13,137],"digital":[14],"circuits":[15],"and":[16,45,59,95,126],"delay-sensing":[18,50],"architecture.":[19],"Based":[20],"on":[21],"controllability":[22],"probabilities,":[23],"present":[25],"graph":[27],"model":[28,72],"that":[29,40,54,114],"is":[30,52,77,121,134],"useful":[31],"for":[32,90],"path":[33,47],"analysis,":[35],"derivation":[36],"test":[38],"vectors":[39],"sensitize":[41],"paths":[42],"interest,":[44],"reconvergent":[46],"detection.":[48],"A":[49],"architecture":[51,76],"illustrated":[53],"offers":[55],"different":[56],"accuracy":[57],"levels":[58],"provides":[60],"nearly-on-the-fly":[62,98],"measurement":[63],"the":[65,70,74,101,119],"delay.":[66],"The":[67,84],"synergy":[68],"introduced":[71,75],"with":[73],"demonstrated":[78],"by":[79,129],"means":[80],"an":[82,127],"example.":[83],"proposed":[85],"technique":[86],"can":[87],"be":[88],"used":[89],"estimation,":[92],"characterization":[94],"on-demand,":[96],"real-time,":[97],"estimation":[99,117],"cell-based":[104],"array":[105],"logic":[106],"units,":[107],"such":[108],"as":[109],"multipliers.":[110],"FPGA":[111],"measurements":[112],"show":[113],"better":[116],"possible,":[122],"compared":[123,139],"to":[124,140],"simulations,":[125],"increase":[128],"30%":[130],"operation":[132],"frequency":[133,142],"feasible":[135],"cases,":[138],"simulation-based":[141],"estimation.":[143]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}