{"id":"https://openalex.org/W2793340579","doi":"https://doi.org/10.1109/tcsii.2018.2798409","title":"Generation of a Clocking Signal in Synchronized All-Digital PLL Networks","display_name":"Generation of a Clocking Signal in Synchronized All-Digital PLL Networks","publication_year":2018,"publication_date":"2018-01-25","ids":{"openalex":"https://openalex.org/W2793340579","doi":"https://doi.org/10.1109/tcsii.2018.2798409","mag":"2793340579"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2018.2798409","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2798409","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10197/9685","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031376924","display_name":"Eugene Koskin","orcid":"https://orcid.org/0000-0002-4253-0312"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Eugene Koskin","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland"],"raw_orcid":"https://orcid.org/0000-0002-4253-0312","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032777255","display_name":"Dimitri Galayko","orcid":"https://orcid.org/0000-0002-7056-7489"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dimitri Galayko","raw_affiliation_strings":["LIP6 Laboratory, Sorbonne Universit\u00e9, Paris, France"],"raw_orcid":"https://orcid.org/0000-0002-7056-7489","affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, Sorbonne Universit\u00e9, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074660128","display_name":"Orla Feely","orcid":"https://orcid.org/0000-0003-3426-6854"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Orla Feely","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland"],"raw_orcid":"https://orcid.org/0000-0003-3426-6854","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001003834","display_name":"Elena Blokhina","orcid":"https://orcid.org/0000-0002-4164-4350"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Elena Blokhina","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland"],"raw_orcid":"https://orcid.org/0000-0002-4164-4350","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9166,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.75764333,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"65","issue":"6","first_page":"809","last_page":"813"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8686685562133789},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.83987957239151},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6155508160591125},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5331997275352478},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.496493399143219},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4691532850265503},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46164339780807495},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.42535486817359924},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4167743921279907},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15584462881088257},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10808718204498291},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0901709496974945}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8686685562133789},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.83987957239151},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6155508160591125},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5331997275352478},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.496493399143219},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4691532850265503},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46164339780807495},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.42535486817359924},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4167743921279907},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15584462881088257},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10808718204498291},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0901709496974945},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsii.2018.2798409","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2798409","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:researchrepository.ucd.ie:10197/9685","is_oa":true,"landing_page_url":"http://hdl.handle.net/10197/9685","pdf_url":"http://hdl.handle.net/10197/9685","source":{"id":"https://openalex.org/S4306402280","display_name":"Research Repository UCD (University College Dublin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100930933","host_organization_name":"University College Dublin","host_organization_lineage":["https://openalex.org/I100930933"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"},{"id":"pmh:oai:HAL:hal-04030311v1","is_oa":false,"landing_page_url":"https://hal.science/hal-04030311","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs, 2018, 65 (6), pp.809-813. ⟨10.1109/TCSII.2018.2798409⟩","raw_type":"Journal articles"}],"best_oa_location":{"id":"pmh:oai:researchrepository.ucd.ie:10197/9685","is_oa":true,"landing_page_url":"http://hdl.handle.net/10197/9685","pdf_url":"http://hdl.handle.net/10197/9685","source":{"id":"https://openalex.org/S4306402280","display_name":"Research Repository UCD (University College Dublin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100930933","host_organization_name":"University College Dublin","host_organization_lineage":["https://openalex.org/I100930933"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W2793340579.pdf"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W1505073236","https://openalex.org/W1969635048","https://openalex.org/W2017720909","https://openalex.org/W2026006738","https://openalex.org/W2072422473","https://openalex.org/W2111991111","https://openalex.org/W2118232269","https://openalex.org/W2137807823","https://openalex.org/W2154332266","https://openalex.org/W2166973684","https://openalex.org/W2218979699","https://openalex.org/W2256821889","https://openalex.org/W2292034224","https://openalex.org/W2410814633","https://openalex.org/W2461863600","https://openalex.org/W2547192377","https://openalex.org/W2753327552","https://openalex.org/W3103788258","https://openalex.org/W6728941046"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2139484866","https://openalex.org/W2008250178","https://openalex.org/W2474043983","https://openalex.org/W2566880546","https://openalex.org/W2078513307","https://openalex.org/W2544336511","https://openalex.org/W2144737022","https://openalex.org/W2000633969","https://openalex.org/W1978186604"],"abstract_inverted_index":{"In":[0],"this":[1],"brief,":[2],"we":[3],"propose":[4],"a":[5,29,41,85,109],"discrete-time":[6],"framework":[7,25],"for":[8,56,108],"the":[9,50,57,65,113,120,123],"modeling":[10],"and":[11,36,71,103],"studying":[12],"of":[13,31,45,53,84,122],"all-digital":[14],"phase-locked":[15],"loop":[16],"(ADPLL)":[17],"networks":[18],"with":[19,81,119],"applications":[20],"in":[21,101],"clock-generating":[22],"systems.":[23],"The":[24,74],"is":[26],"based":[27],"on":[28],"set":[30,52],"nonlinear":[32],"stochastic":[33],"iterating":[34],"maps":[35],"allows":[37],"us":[38],"to":[39],"study":[40],"distributed":[42],"ADPLL":[43,88,95],"network":[44,96,112,115],"arbitrary":[46],"topology.":[47],"We":[48,105],"determine":[49],"optimal":[51],"control":[54],"parameters":[55],"reliable":[58],"synchronous":[59],"clocking":[60],"regime,":[61],"taking":[62],"into":[63],"account":[64],"intrinsic":[66],"noise":[67],"from":[68],"both":[69,100],"local":[70],"reference":[72],"oscillators.":[73],"simulation":[75],"results":[76],"demonstrate":[77],"very":[78],"good":[79],"agreement":[80],"experimental":[82],"measurements":[83],"65-nm":[86],"CMOS":[87],"network.":[89],"This":[90],"brief":[91],"shows":[92],"that":[93,107],"an":[94],"can":[97],"be":[98],"synchronized":[99],"frequency":[102],"phase.":[104],"show":[106],"large":[110],"Cartesian":[111],"average":[114],"jitter":[116],"increases":[117],"insignificantly":[118],"size":[121],"system.":[124]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}