{"id":"https://openalex.org/W2784186001","doi":"https://doi.org/10.1109/tcsii.2018.2793954","title":"Enhanced Stability Caused by a One-Cycle Delay in a Digital Current-Mode Controlled Buck Converter","display_name":"Enhanced Stability Caused by a One-Cycle Delay in a Digital Current-Mode Controlled Buck Converter","publication_year":2018,"publication_date":"2018-01-15","ids":{"openalex":"https://openalex.org/W2784186001","doi":"https://doi.org/10.1109/tcsii.2018.2793954","mag":"2784186001"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2018.2793954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2793954","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009919874","display_name":"Amit Kumar Singha","orcid":"https://orcid.org/0000-0002-6982-6316"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Amit Kumar Singha","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074868206","display_name":"Soumitro Banerjee","orcid":"https://orcid.org/0000-0003-3576-0846"},"institutions":[{"id":"https://openalex.org/I127439422","display_name":"Indian Institute of Science Education and Research Kolkata","ror":"https://ror.org/00djv2c17","country_code":"IN","type":"education","lineage":["https://openalex.org/I127439422"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Soumitro Banerjee","raw_affiliation_strings":["Department of Physical Sciences, Indian Institute of Science Education and Research Kolkata, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Department of Physical Sciences, Indian Institute of Science Education and Research Kolkata, Kolkata, India","institution_ids":["https://openalex.org/I127439422"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073690238","display_name":"Santanu Kapat","orcid":"https://orcid.org/0000-0002-3465-5668"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santanu Kapat","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009919874"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.3863,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.6097549,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"65","issue":"12","first_page":"1979","last_page":"1983"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.7156776785850525},{"id":"https://openalex.org/keywords/digital-control","display_name":"Digital control","score":0.6950858235359192},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.6639430522918701},{"id":"https://openalex.org/keywords/buck-converter","display_name":"Buck converter","score":0.649795651435852},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.6291108131408691},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.594630777835846},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4952038824558258},{"id":"https://openalex.org/keywords/open-loop-controller","display_name":"Open-loop controller","score":0.47521716356277466},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.47484806180000305},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3039311170578003},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21661809086799622},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.21013152599334717},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.15977969765663147},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14087337255477905},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12799856066703796},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12587520480155945}],"concepts":[{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.7156776785850525},{"id":"https://openalex.org/C158411068","wikidata":"https://www.wikidata.org/wiki/Q2720568","display_name":"Digital control","level":2,"score":0.6950858235359192},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.6639430522918701},{"id":"https://openalex.org/C150818752","wikidata":"https://www.wikidata.org/wiki/Q83804","display_name":"Buck converter","level":3,"score":0.649795651435852},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.6291108131408691},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.594630777835846},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4952038824558258},{"id":"https://openalex.org/C161362739","wikidata":"https://www.wikidata.org/wiki/Q2301555","display_name":"Open-loop controller","level":3,"score":0.47521716356277466},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.47484806180000305},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3039311170578003},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21661809086799622},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.21013152599334717},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.15977969765663147},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14087337255477905},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12799856066703796},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12587520480155945},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C3019251811","wikidata":"https://www.wikidata.org/wiki/Q5135346","display_name":"Closed loop","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2018.2793954","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2018.2793954","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8237997846","display_name":null,"funder_award_id":"9/81(1295)/17-EMR-I","funder_id":"https://openalex.org/F4320320721","funder_display_name":"Council of Scientific and Industrial Research, India"}],"funders":[{"id":"https://openalex.org/F4320320721","display_name":"Council of Scientific and Industrial Research, India","ror":"https://ror.org/021wm7p51"},{"id":"https://openalex.org/F4320325536","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W629413978","https://openalex.org/W1964310646","https://openalex.org/W1979911436","https://openalex.org/W1988496596","https://openalex.org/W2040317361","https://openalex.org/W2080856993","https://openalex.org/W2096052082","https://openalex.org/W2108696874","https://openalex.org/W2110218780","https://openalex.org/W2114600590","https://openalex.org/W2133909009","https://openalex.org/W2176492813","https://openalex.org/W2489723165","https://openalex.org/W2523643561","https://openalex.org/W2970532286","https://openalex.org/W4244001917"],"related_works":["https://openalex.org/W2989638066","https://openalex.org/W3041655541","https://openalex.org/W2008724657","https://openalex.org/W2550069667","https://openalex.org/W1998727737","https://openalex.org/W2162823091","https://openalex.org/W3006976181","https://openalex.org/W2558677061","https://openalex.org/W2171887128","https://openalex.org/W1992473944"],"abstract_inverted_index":{"In":[0,35],"the":[1,25,40,53,61,70,88,92,99,108,123],"recent":[2],"years,":[3],"digital":[4,37,65,140],"current":[5,76],"mode":[6,77],"control":[7],"has":[8],"gained":[9],"popularity":[10],"due":[11,23],"to":[12,24,52],"its":[13],"technical":[14],"benefits.":[15],"However,":[16],"designers":[17],"face":[18],"difficulties":[19],"in":[20,64,67,73,91],"controller":[21,33,38,47,100,141],"design":[22],"delays":[26],"associated":[27],"with":[28,133,138],"analog-to-digital":[29],"(A/D)":[30],"converter":[31,136],"and":[32,46,95],"computation.":[34],"software-based":[36,109],"implementation,":[39],"cumulative":[41],"delay":[42,63],"of":[43],"A/D":[44],"conversion":[45],"computation":[48],"may":[49],"be":[50],"comparable":[51],"switching":[54],"time":[55],"period.":[56],"This":[57],"brief":[58],"shows":[59],"that":[60],"one-cycle":[62],"implementation":[66,110],"fact":[68],"enhances":[69],"stability":[71,89],"margin":[72],"a":[74,83,105,118,134,139],"mixed-signal":[75],"controlled":[78],"buck":[79,135],"converter.":[80],"By":[81],"deriving":[82],"discrete-time":[84],"model,":[85],"we":[86],"obtain":[87],"region":[90],"parameter":[93],"space":[94],"show":[96],"that,":[97],"if":[98],"gain":[101],"is":[102],"set":[103],"within":[104],"specific":[106],"range,":[107],"can":[111],"achieve":[112],"stable":[113],"periodic":[114],"(period-1)":[115],"behavior":[116],"without":[117],"ramp":[119],"compensation":[120],"even":[121],"when":[122],"duty":[124],"ratio":[125],"exceeds":[126],"0.5.":[127],"The":[128],"theoretical":[129],"results":[130],"are":[131],"validated":[132],"prototype":[137],"realized":[142],"on":[143],"an":[144],"FPGA":[145],"device.":[146]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}