{"id":"https://openalex.org/W2766113992","doi":"https://doi.org/10.1109/tcsii.2017.2767078","title":"Maximization of Crossbar Array Memory Using Fundamental Memristor Theory","display_name":"Maximization of Crossbar Array Memory Using Fundamental Memristor Theory","publication_year":2017,"publication_date":"2017-10-27","ids":{"openalex":"https://openalex.org/W2766113992","doi":"https://doi.org/10.1109/tcsii.2017.2767078","mag":"2766113992"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2017.2767078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2017.2767078","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077867821","display_name":"Jason K. Eshraghian","orcid":"https://orcid.org/0000-0002-5832-4054"},"institutions":[{"id":"https://openalex.org/I163753206","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78","country_code":"KR","type":"education","lineage":["https://openalex.org/I163753206"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jason K. Eshraghian","raw_affiliation_strings":["College of Electrical and Computer Engineering, Chungbuk National University, Cheongju, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-5832-4054","affiliations":[{"raw_affiliation_string":"College of Electrical and Computer Engineering, Chungbuk National University, Cheongju, South Korea","institution_ids":["https://openalex.org/I163753206"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000592238","display_name":"Kyoung-Rok Cho","orcid":"https://orcid.org/0000-0002-8945-5743"},"institutions":[{"id":"https://openalex.org/I163753206","display_name":"Chungbuk National University","ror":"https://ror.org/02wnxgj78","country_code":"KR","type":"education","lineage":["https://openalex.org/I163753206"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyoung-Rok Cho","raw_affiliation_strings":["College of Electrical and Computer Engineering, Chungbuk National University, Cheongju, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Electrical and Computer Engineering, Chungbuk National University, Cheongju, South Korea","institution_ids":["https://openalex.org/I163753206"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017703480","display_name":"Herbert Ho\u2010Ching Iu","orcid":"https://orcid.org/0000-0002-0687-4038"},"institutions":[{"id":"https://openalex.org/I177877127","display_name":"The University of Western Australia","ror":"https://ror.org/047272k79","country_code":"AU","type":"education","lineage":["https://openalex.org/I177877127"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Herbert H. C. Iu","raw_affiliation_strings":["School of Electrical, Electronic and Computer Engineering, University of Western Australia, Crawley, WA, Australia","[School of Electrical, Electronic, and Computer Engineering, University of Western Australia, Crawley, WA, Australia]"],"raw_orcid":"https://orcid.org/0000-0002-0687-4038","affiliations":[{"raw_affiliation_string":"School of Electrical, Electronic and Computer Engineering, University of Western Australia, Crawley, WA, Australia","institution_ids":["https://openalex.org/I177877127"]},{"raw_affiliation_string":"[School of Electrical, Electronic, and Computer Engineering, University of Western Australia, Crawley, WA, Australia]","institution_ids":["https://openalex.org/I177877127"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057620433","display_name":"Tyrone Fernando","orcid":"https://orcid.org/0000-0003-0140-8887"},"institutions":[{"id":"https://openalex.org/I177877127","display_name":"The University of Western Australia","ror":"https://ror.org/047272k79","country_code":"AU","type":"education","lineage":["https://openalex.org/I177877127"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Tyrone Fernando","raw_affiliation_strings":["School of Electrical, Electronic and Computer Engineering, University of Western Australia, Crawley, WA, Australia","[School of Electrical, Electronic, and Computer Engineering, University of Western Australia, Crawley, WA, Australia]"],"raw_orcid":"https://orcid.org/0000-0003-0140-8887","affiliations":[{"raw_affiliation_string":"School of Electrical, Electronic and Computer Engineering, University of Western Australia, Crawley, WA, Australia","institution_ids":["https://openalex.org/I177877127"]},{"raw_affiliation_string":"[School of Electrical, Electronic, and Computer Engineering, University of Western Australia, Crawley, WA, Australia]","institution_ids":["https://openalex.org/I177877127"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029146098","display_name":"Nicolangelo Iannella","orcid":"https://orcid.org/0000-0002-1983-9071"},"institutions":[{"id":"https://openalex.org/I142263535","display_name":"University of Nottingham","ror":"https://ror.org/01ee9ar58","country_code":"GB","type":"education","lineage":["https://openalex.org/I142263535"]},{"id":"https://openalex.org/I170239107","display_name":"University of South Australia","ror":"https://ror.org/01p93h210","country_code":"AU","type":"education","lineage":["https://openalex.org/I170239107"]},{"id":"https://openalex.org/I4210124601","display_name":"Department of Mathematical Sciences","ror":"https://ror.org/02xkdev90","country_code":"RU","type":"government","lineage":["https://openalex.org/I1313323035","https://openalex.org/I4210124601"]}],"countries":["AU","GB","RU"],"is_corresponding":false,"raw_author_name":"Nicolangelo Iannella","raw_affiliation_strings":["Computational and Theoretical Neuroscience Laboratory, School of Information Technology and Mathematical Sciences, Institute for Telecommunications Research, University of South Australia, Adelaide, SA, Australia","School of Mathematical Sciences, University of Nottingham, Nottingham, U.K","Computational and Theoretical Neuroscience Laboratory, School of Information Technology and Mathematical Sciences, Institute for Telecommunications Research, University of South Australia, Adelaide, SA, Australia; School of Mathematical Sciences, University of Nottingham, Nottingham, U.K"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computational and Theoretical Neuroscience Laboratory, School of Information Technology and Mathematical Sciences, Institute for Telecommunications Research, University of South Australia, Adelaide, SA, Australia","institution_ids":["https://openalex.org/I170239107"]},{"raw_affiliation_string":"School of Mathematical Sciences, University of Nottingham, Nottingham, U.K","institution_ids":["https://openalex.org/I142263535"]},{"raw_affiliation_string":"Computational and Theoretical Neuroscience Laboratory, School of Information Technology and Mathematical Sciences, Institute for Telecommunications Research, University of South Australia, Adelaide, SA, Australia; School of Mathematical Sciences, University of Nottingham, Nottingham, U.K","institution_ids":["https://openalex.org/I4210124601"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015683783","display_name":"Sung-Mo Kang","orcid":"https://orcid.org/0000-0001-8424-3410"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung-Mo Kang","raw_affiliation_strings":["Department of Electrical Engineering, University of California, Santa Cruz, CA, USA","[Department of Electrical Engineering, University of California, Santa Cruz, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of California, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]},{"raw_affiliation_string":"[Department of Electrical Engineering, University of California, Santa Cruz, CA, USA]","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011814002","display_name":"Kamran Eshraghian","orcid":null},"institutions":[{"id":"https://openalex.org/I4210153599","display_name":"Systems, Applications & Products in Data Processing (Australia)","ror":"https://ror.org/04c2m5174","country_code":"AU","type":"company","lineage":["https://openalex.org/I4210132444","https://openalex.org/I4210153599"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Kamran Eshraghian","raw_affiliation_strings":["Department of Research and Development, iDataMap Corporation Pty Ltd., Eastwood, SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Research and Development, iDataMap Corporation Pty Ltd., Eastwood, SA, Australia","institution_ids":["https://openalex.org/I4210153599"]}]}],"institutions":[],"countries_distinct_count":5,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.9713,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.87453033,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"64","issue":"12","first_page":"1402","last_page":"1406"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.9123234748840332},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7166074514389038},{"id":"https://openalex.org/keywords/bistability","display_name":"Bistability","score":0.6548705697059631},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6438175439834595},{"id":"https://openalex.org/keywords/maximization","display_name":"Maximization","score":0.5865105986595154},{"id":"https://openalex.org/keywords/dimension","display_name":"Dimension (graph theory)","score":0.5261630415916443},{"id":"https://openalex.org/keywords/construct","display_name":"Construct (python library)","score":0.5046910047531128},{"id":"https://openalex.org/keywords/reading","display_name":"Reading (process)","score":0.4788893759250641},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.46255579590797424},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43918871879577637},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.42133209109306335},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3884383738040924},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37995654344558716},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3667791187763214},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21218833327293396},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.19998076558113098},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17000409960746765},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.13916200399398804},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12251204252243042},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12151288986206055},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09064340591430664}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9123234748840332},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7166074514389038},{"id":"https://openalex.org/C97292510","wikidata":"https://www.wikidata.org/wiki/Q2304620","display_name":"Bistability","level":2,"score":0.6548705697059631},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6438175439834595},{"id":"https://openalex.org/C2776330181","wikidata":"https://www.wikidata.org/wiki/Q18358244","display_name":"Maximization","level":2,"score":0.5865105986595154},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.5261630415916443},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.5046910047531128},{"id":"https://openalex.org/C554936623","wikidata":"https://www.wikidata.org/wiki/Q199657","display_name":"Reading (process)","level":2,"score":0.4788893759250641},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.46255579590797424},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43918871879577637},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.42133209109306335},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3884383738040924},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37995654344558716},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3667791187763214},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21218833327293396},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.19998076558113098},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17000409960746765},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.13916200399398804},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12251204252243042},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12151288986206055},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09064340591430664},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2017.2767078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2017.2767078","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:publications/3c1b84e6-8f8f-4506-9ec2-487a8dbf3532","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=85032740275&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4306402492","display_name":"UWA Profiles and Research Repository (UWA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177877127","host_organization_name":"The University of Western Australia","host_organization_lineage":["https://openalex.org/I177877127"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Eshraghian , J K , Cho , K R , Iu , H H C , Fernando , T , Iannella , N , Kang , S M & Eshraghian , K 2017 , ' Maximization of Crossbar Array Memory Using Fundamental Memristor Theory ' , IEEE Transactions on Circuits and Systems II: Express Briefs , vol. 64 , no. 12 , 8086201 , pp. 1402-1406 . https://doi.org/10.1109/TCSII.2017.2767078","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1591927989","https://openalex.org/W1975229527","https://openalex.org/W1994154951","https://openalex.org/W1998177673","https://openalex.org/W2013055927","https://openalex.org/W2051535448","https://openalex.org/W2056229294","https://openalex.org/W2068657067","https://openalex.org/W2097733820","https://openalex.org/W2112181056","https://openalex.org/W2136293553","https://openalex.org/W2143483829","https://openalex.org/W2147814819","https://openalex.org/W2160814308","https://openalex.org/W2162651880","https://openalex.org/W2178102281","https://openalex.org/W2495105903","https://openalex.org/W2508459081","https://openalex.org/W2517264089","https://openalex.org/W2526825524"],"related_works":["https://openalex.org/W3005999147","https://openalex.org/W2015497999","https://openalex.org/W2171130799","https://openalex.org/W2015477599","https://openalex.org/W2144085790","https://openalex.org/W2548135880","https://openalex.org/W3177379469","https://openalex.org/W3176428941","https://openalex.org/W2516929886","https://openalex.org/W4317826599"],"abstract_inverted_index":{"The":[0],"packing":[1],"density":[2,121],"associated":[3],"with":[4],"crossbar":[5,23,98],"arrays":[6],"offers":[7],"important":[8],"architectural":[9],"solutions":[10],"to":[11,32,38,42,49,113],"numerous":[12],"forms":[13],"of":[14,18,65,72,96,107,116],"computational":[15],"engines.":[16],"Mitigation":[17],"sneak":[19],"paths":[20],"in":[21,29,36,56,60,90],"the":[22,43,52,61,66,69],"array,":[24],"however,":[25],"requires":[26],"additional":[27],"layers":[28],"fabrication":[30],"technology":[31],"impede":[33],"current":[34],"flow":[35],"order":[37],"avoid":[39],"undesired":[40],"changes":[41],"state":[44],"when":[45],"reading":[46],"and":[47,50,78,93,128],"writing":[48],"from":[51],"array.":[53,67],"This":[54],"results":[55],"an":[57],"unavoidable":[58],"increase":[59],"vertical":[62],"stacking":[63],"dimension":[64],"With":[68],"recent":[70],"emergence":[71],"bistable":[73],"memristors":[74],"under":[75],"both":[76],"dc":[77],"ac,":[79],"by":[80,122],"adopting":[81],"their":[82],"asymptotic":[83],"dynamics,":[84],"we":[85,103],"realize":[86],"a":[87,105,109,124],"significant":[88],"improvement":[89],"memory":[91],"construct":[92],"spatial":[94],"constraints":[95],"memristor":[97],"arrays.":[99],"In":[100],"this":[101],"brief,":[102],"formalize":[104],"method":[106],"configuring":[108],"whole":[110],"array":[111,120],"architecture":[112],"any":[114],"permutation":[115],"states":[117],"without":[118],"sacrificing":[119],"using":[123],"rigorous":[125],"theoretical":[126],"analysis,":[127],"confirmed":[129],"via":[130],"simulation.":[131]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":9}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}