{"id":"https://openalex.org/W2623058277","doi":"https://doi.org/10.1109/tcsii.2017.2713479","title":"Efficient Fault-Tolerant Design for Parallel Matched Filters","display_name":"Efficient Fault-Tolerant Design for Parallel Matched Filters","publication_year":2017,"publication_date":"2017-06-08","ids":{"openalex":"https://openalex.org/W2623058277","doi":"https://doi.org/10.1109/tcsii.2017.2713479","mag":"2623058277"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2017.2713479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2017.2713479","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Zhen Gao","orcid":"https://orcid.org/0000-0001-9887-1418"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhen Gao","raw_affiliation_strings":["School of Electrical and Information Engineering, Tianjin University, Tianjin, China","Tianjin Key Laboratory of Optoelectronic Sensor and Sensing Network Technology, Tianjin, China"],"raw_orcid":"https://orcid.org/0000-0001-9887-1418","affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]},{"raw_affiliation_string":"Tianjin Key Laboratory of Optoelectronic Sensor and Sensing Network Technology, Tianjin, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011761043","display_name":"Ming Zhou","orcid":"https://orcid.org/0000-0002-7477-4960"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ming Zhou","raw_affiliation_strings":["School of Electrical and Information Engineering, Tianjin University, Tianjin, China","Tianjin Key Laboratory of Optoelectronic Sensor and Sensing Network Technology, Tianjin, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Information Engineering, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]},{"raw_affiliation_string":"Tianjin Key Laboratory of Optoelectronic Sensor and Sensing Network Technology, Tianjin, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":"https://orcid.org/0000-0003-2540-5234","affiliations":[{"raw_affiliation_string":"ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044495372","display_name":"Juan Antonio Maestro","orcid":"https://orcid.org/0000-0001-7133-9026"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Antonio Maestro","raw_affiliation_strings":["ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ARIES Research Center, Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6311,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.71718171,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"65","issue":"3","first_page":"366","last_page":"370"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7368649840354919},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6712140440940857},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.6253750920295715},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.599036693572998},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.596152126789093},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4313163161277771},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38678720593452454},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3844078779220581},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3000503182411194},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09659510850906372},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08877915143966675},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.07548776268959045}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7368649840354919},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6712140440940857},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.6253750920295715},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.599036693572998},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.596152126789093},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4313163161277771},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38678720593452454},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3844078779220581},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3000503182411194},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09659510850906372},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08877915143966675},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.07548776268959045},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2017.2713479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2017.2713479","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7182233631","display_name":null,"funder_award_id":"61501321","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7611336909","display_name":null,"funder_award_id":"ESP2014-54505-C2-1-R","funder_id":"https://openalex.org/F4320321837","funder_display_name":"Ministerio de Econom\u00eda y Competitividad"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321837","display_name":"Ministerio de Econom\u00eda y Competitividad","ror":"https://ror.org/034900433"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1560086238","https://openalex.org/W1980073965","https://openalex.org/W1996112318","https://openalex.org/W2010486780","https://openalex.org/W2018533230","https://openalex.org/W2044765404","https://openalex.org/W2080386361","https://openalex.org/W2099611565","https://openalex.org/W2105871328","https://openalex.org/W2114901805","https://openalex.org/W2133522885","https://openalex.org/W2204230881","https://openalex.org/W2342204193","https://openalex.org/W2798285031","https://openalex.org/W6633574973"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2316202402","https://openalex.org/W2074043759","https://openalex.org/W2082487009","https://openalex.org/W2373535795","https://openalex.org/W3103262449","https://openalex.org/W2787763930"],"abstract_inverted_index":{"Parallel":[0],"matched":[1],"filters":[2,35,47],"(PMFs)":[3],"are":[4,49],"widely":[5],"used":[6,37],"in":[7,51],"digital":[8],"communication":[9],"systems":[10,98],"for":[11,24,38],"efficient":[12,19],"timing":[13],"synchronization.":[14],"In":[15,26],"this":[16],"brief,":[17],"an":[18,69],"fault-tolerant":[20],"design":[21],"is":[22,36],"proposed":[23,28,75,88],"PMFs.":[25],"the":[27,30,33,45,59,74,80],"scheme,":[29],"correlation":[31],"between":[32],"different":[34],"fault":[39],"detection":[40],"and":[41],"recovery,":[42],"so":[43],"that":[44,48,73],"redundant":[46],"needed":[50],"existing":[52,84],"solutions":[53],"can":[54,77,90],"be":[55,92],"removed,":[56],"which":[57],"reduces":[58],"implementation":[60,71],"cost.":[61],"The":[62,87],"evaluation":[63],"of":[64],"practically":[65],"applied":[66,93],"PMFs":[67],"on":[68],"FPGA":[70],"shows":[72],"scheme":[76,89],"reduce":[78],"significantly":[79],"overheads":[81],"compared":[82],"to":[83,94],"protection":[85],"methods.":[86],"also":[91],"other":[95],"parallel":[96],"processing":[97],"with":[99],"mutual":[100],"correlation.":[101]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}