{"id":"https://openalex.org/W2546366412","doi":"https://doi.org/10.1109/tcsii.2016.2621773","title":"An Improved Cellular Nonlinear Network Architecture for Binary and Grayscale Image Processing","display_name":"An Improved Cellular Nonlinear Network Architecture for Binary and Grayscale Image Processing","publication_year":2016,"publication_date":"2016-10-26","ids":{"openalex":"https://openalex.org/W2546366412","doi":"https://doi.org/10.1109/tcsii.2016.2621773","mag":"2546366412"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2016.2621773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2016.2621773","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101617193","display_name":"Jens M\u00fcller","orcid":"https://orcid.org/0000-0001-9875-3534"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jens Muller","raw_affiliation_strings":["TU Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TU Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055093457","display_name":"Robert Wittig","orcid":"https://orcid.org/0000-0002-6710-6948"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Robert Wittig","raw_affiliation_strings":["TU Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TU Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033951881","display_name":"Jan M\u00fcller","orcid":"https://orcid.org/0000-0001-8085-4599"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Muller","raw_affiliation_strings":["TU Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TU Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012451668","display_name":"Ronald Tetzlaff","orcid":"https://orcid.org/0000-0001-7436-0103"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ronald Tetzlaff","raw_affiliation_strings":["TU Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TU Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":3.2496,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.92903955,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"65","issue":"8","first_page":"1084","last_page":"1088"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9799000024795532,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9718000292778015,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8184238076210022},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.7978957891464233},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6729679703712463},{"id":"https://openalex.org/keywords/digital-image-processing","display_name":"Digital image processing","score":0.5841872692108154},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.555304765701294},{"id":"https://openalex.org/keywords/grayscale","display_name":"Grayscale","score":0.5399124622344971},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.521877110004425},{"id":"https://openalex.org/keywords/binary-image","display_name":"Binary image","score":0.498060941696167},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.49381527304649353},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.451861709356308},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43071597814559937},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.42626795172691345},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.42335978150367737},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4180988669395447},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3926119804382324},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3757413625717163},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3568803668022156},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.25689607858657837}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8184238076210022},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.7978957891464233},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6729679703712463},{"id":"https://openalex.org/C104317675","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Digital image processing","level":4,"score":0.5841872692108154},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.555304765701294},{"id":"https://openalex.org/C78201319","wikidata":"https://www.wikidata.org/wiki/Q685727","display_name":"Grayscale","level":3,"score":0.5399124622344971},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.521877110004425},{"id":"https://openalex.org/C193828747","wikidata":"https://www.wikidata.org/wiki/Q864118","display_name":"Binary image","level":4,"score":0.498060941696167},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.49381527304649353},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.451861709356308},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43071597814559937},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.42626795172691345},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.42335978150367737},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4180988669395447},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3926119804382324},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3757413625717163},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3568803668022156},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.25689607858657837},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2016.2621773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2016.2621773","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W205335040","https://openalex.org/W606713757","https://openalex.org/W1968146572","https://openalex.org/W1978825047","https://openalex.org/W1979482335","https://openalex.org/W1981591898","https://openalex.org/W2018001226","https://openalex.org/W2027436051","https://openalex.org/W2030995161","https://openalex.org/W2050127689","https://openalex.org/W2052773149","https://openalex.org/W2085331651","https://openalex.org/W2102631020","https://openalex.org/W2117148079","https://openalex.org/W2120283686","https://openalex.org/W2130416988","https://openalex.org/W2160121923","https://openalex.org/W4234892375","https://openalex.org/W4247742782"],"related_works":["https://openalex.org/W2794937160","https://openalex.org/W2783731054","https://openalex.org/W3186605777","https://openalex.org/W2382981128","https://openalex.org/W3211577380","https://openalex.org/W2555326716","https://openalex.org/W2110869174","https://openalex.org/W3107295340","https://openalex.org/W2740804836","https://openalex.org/W4212888919"],"abstract_inverted_index":{"Cellular":[0],"nonlinear":[1],"networks":[2],"(CNNs)":[3],"constitute":[4],"a":[5,65,71,100,119,128,141],"very":[6],"powerful":[7],"paradigm":[8],"for":[9,26,83,91,111,150],"single":[10],"instruction/multiple":[11],"data":[12],"computers":[13,53],"with":[14,60],"fine":[15],"granularity.":[16],"Analog":[17],"and":[18,37,70,121,127],"mixed-signal":[19],"implementations":[20],"have":[21],"proven":[22],"to":[23,80,146],"be":[24,81],"suitable":[25],"applications":[27],"in":[28,99],"high-speed":[29],"image":[30],"processing,":[31,36],"robot":[32],"control,":[33],"medical":[34],"signal":[35],"many":[38],"more.":[39],"Especially":[40],"digital":[41],"emulations":[42,77],"on":[43,55],"field-programmable":[44],"gate":[45],"arrays":[46],"(FPGAs)":[47],"allow":[48],"the":[49,56,84,112,135],"development":[50],"of":[51,68,86,95,114,124,138,144],"general-purpose":[52],"based":[54],"CNN":[57,102],"universal":[58],"machine":[59],"an":[61,109],"inherently":[62],"parallel":[63],"structure,":[64],"high":[66,129],"degree":[67],"flexibility":[69],"superior":[72],"computational":[73,130],"precision.":[74],"However,":[75],"these":[76],"turn":[78],"out":[79],"inefficient":[82],"execution":[85],"binary":[87,125],"operations,":[88],"which":[89],"account":[90],"more":[92],"than":[93],"two-thirds":[94],"all":[96],"processing":[97,123],"steps":[98],"typical":[101],"algorithm.":[103],"In":[104],"this":[105,139],"contribution,":[106],"we":[107],"present":[108],"architecture":[110],"emulation":[113],"CNNs":[115],"that":[116],"supports":[117],"both":[118],"fast":[120],"efficient":[122],"images,":[126],"accuracy":[131],"when":[132],"needed.":[133],"With":[134],"FPGA":[136],"implementation":[137],"architecture,":[140],"speed-up":[142],"factor":[143],"up":[145],"5":[147],"is":[148],"achieved":[149],"binary-data":[151],"operations.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}