{"id":"https://openalex.org/W2529364753","doi":"https://doi.org/10.1109/tcsii.2016.2615930","title":"PMCC: Fast and Accurate System-Level Power Modeling for Processors on Heterogeneous SoC","display_name":"PMCC: Fast and Accurate System-Level Power Modeling for Processors on Heterogeneous SoC","publication_year":2016,"publication_date":"2016-10-07","ids":{"openalex":"https://openalex.org/W2529364753","doi":"https://doi.org/10.1109/tcsii.2016.2615930","mag":"2529364753"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2016.2615930","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2016.2615930","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023829435","display_name":"Chenchen Deng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chenchen Deng","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0003-1047-1087","affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100358856","display_name":"Leibo Liu","orcid":"https://orcid.org/0000-0001-7548-4116"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Leibo Liu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101909228","display_name":"Yang Liu","orcid":"https://orcid.org/0000-0003-4032-4432"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yang Liu","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054524841","display_name":"Shouyi Yin","orcid":"https://orcid.org/0000-0003-2309-572X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shouyi Yin","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036023084","display_name":"Shaojun Wei","orcid":"https://orcid.org/0000-0001-5117-7920"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaojun Wei","raw_affiliation_strings":["Institute of Microelectronics, Tsinghua University, Beijing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Microelectronics, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9614,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.7488626,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"64","issue":"5","first_page":"540","last_page":"544"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7538662552833557},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.5824423432350159},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5224413275718689},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49671846628189087},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.49646931886672974},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.45825210213661194},{"id":"https://openalex.org/keywords/backpropagation","display_name":"Backpropagation","score":0.45152348279953003},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4389744997024536},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4364747405052185},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.41818103194236755},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39015334844589233},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3650699853897095},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33287543058395386},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13865211606025696},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.10801911354064941}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7538662552833557},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.5824423432350159},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5224413275718689},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49671846628189087},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.49646931886672974},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.45825210213661194},{"id":"https://openalex.org/C155032097","wikidata":"https://www.wikidata.org/wiki/Q798503","display_name":"Backpropagation","level":3,"score":0.45152348279953003},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4389744997024536},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4364747405052185},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.41818103194236755},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39015334844589233},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3650699853897095},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33287543058395386},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13865211606025696},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.10801911354064941},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2016.2615930","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2016.2615930","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8631398856","display_name":"\u52a8\u6001\u5c40\u90e8\u91cd\u6784\u5bc6\u7801\u82af\u7247\u6297\u7269\u7406\u653b\u51fb\u5173\u952e\u6280\u672f\u7814\u7a76","funder_award_id":"61672317","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W100219016","https://openalex.org/W2006717065","https://openalex.org/W2042678339","https://openalex.org/W2048712301","https://openalex.org/W2121082877","https://openalex.org/W2131756830","https://openalex.org/W2150355110","https://openalex.org/W2157080539","https://openalex.org/W2214063558","https://openalex.org/W2336368137","https://openalex.org/W4289257419","https://openalex.org/W6678286823","https://openalex.org/W6703439041"],"related_works":["https://openalex.org/W2088845016","https://openalex.org/W589102260","https://openalex.org/W1966421350","https://openalex.org/W1868434454","https://openalex.org/W4366985237","https://openalex.org/W2810569973","https://openalex.org/W2128396103","https://openalex.org/W4366984740","https://openalex.org/W4367299891","https://openalex.org/W4367365565"],"abstract_inverted_index":{"Accurate":[0],"estimation":[1,117],"of":[2,16,65],"power":[3,42,45,108,116],"at":[4],"the":[5,31,62,104,115,137,147],"system":[6],"level":[7],"is":[8,92,123,140,155],"essential":[9],"for":[10,51,119],"system-on-chip":[11],"(SoC)":[12],"architects.":[13],"The":[14,150],"integration":[15],"heterogeneous":[17,54,66],"processors":[18,52],"like":[19],"CPUs":[20],"and":[21,39,72,87,157,161],"emerging":[22],"coarse-grained":[23],"reconfigurable":[24],"architectures":[25,71],"(CGRAs)":[26],"in":[27,153],"SoCs":[28],"significantly":[29],"complicates":[30],"power-estimation":[32],"process.":[33],"This":[34],"brief":[35],"presents":[36],"an":[37],"accurate":[38],"efficient":[40],"system-level":[41],"modeling":[43,46],"framework,":[44],"with":[47,127,133,146],"a":[48,84],"customized":[49],"calibration,":[50],"on":[53,142],"SoCs.":[55],"Quantitative":[56],"criteria":[57],"are":[58],"developed":[59],"to":[60,94],"classify":[61],"computing":[63],"resources":[64],"SoCs,":[67],"including":[68],"instruction-driven":[69],"processing":[70],"CGRAs-based":[73],"architectures,":[74,97],"into":[75],"two":[76],"categories":[77],"automatically.":[78],"A":[79],"novel":[80],"power-modeling":[81],"technique":[82],"featuring":[83],"genetic":[85],"algorithm":[86],"backpropagation":[88],"neural":[89],"network":[90],"(GA-BPNN)":[91],"introduced":[93],"address":[95],"CGRA-alike":[96],"which":[98],"cannot":[99],"be":[100],"properly":[101],"handled":[102],"by":[103],"traditional":[105],"linear":[106,148],"regression-based":[107],"calibration":[109],"method.":[110],"Experimental":[111],"results":[112],"show":[113],"that":[114],"error":[118],"CGRAs":[120],"using":[121],"GA-BPNN":[122],"less":[124],"than":[125],"5%":[126],"three":[128],"orders":[129],"faster":[130],"speed":[131],"compared":[132,145],"gate-level":[134],"estimations.":[135],"In":[136],"meanwhile,":[138],"accuracy":[139,154],"improved":[141],"most":[143],"benchmarks":[144],"model.":[149],"average":[151],"improvement":[152],"81%":[156],"ranges":[158],"between":[159],"29%":[160],"99%.":[162]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}