{"id":"https://openalex.org/W2343605460","doi":"https://doi.org/10.1109/tcsii.2016.2530904","title":"A Digital PLL Using Oversampling Delta-Sigma TDC","display_name":"A Digital PLL Using Oversampling Delta-Sigma TDC","publication_year":2016,"publication_date":"2016-02-19","ids":{"openalex":"https://openalex.org/W2343605460","doi":"https://doi.org/10.1109/tcsii.2016.2530904","mag":"2343605460"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2016.2530904","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2016.2530904","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065548694","display_name":"Chih-Lu Wei","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chih-Lu Wei","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064663968","display_name":"Shen-Iuan Liu","orcid":"https://orcid.org/0000-0002-3765-2948"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shen-Iuan Liu","raw_affiliation_strings":["Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5065548694"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.9188,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.77196562,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"63","issue":"7","first_page":"633","last_page":"637"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.9485565423965454},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.9239562153816223},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8549590110778809},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.840545117855072},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.5968419313430786},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4719525873661041},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4172274172306061},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37710845470428467},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36331725120544434},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24816906452178955}],"concepts":[{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.9485565423965454},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.9239562153816223},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8549590110778809},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.840545117855072},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.5968419313430786},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4719525873661041},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4172274172306061},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37710845470428467},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36331725120544434},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24816906452178955}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2016.2530904","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2016.2530904","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1559167797","https://openalex.org/W1582910515","https://openalex.org/W1984635217","https://openalex.org/W2018588972","https://openalex.org/W2046515116","https://openalex.org/W2062952706","https://openalex.org/W2084208879","https://openalex.org/W2099432139","https://openalex.org/W2108435403","https://openalex.org/W2110675623","https://openalex.org/W2117325338","https://openalex.org/W2120935131","https://openalex.org/W2131061470","https://openalex.org/W2136657726","https://openalex.org/W2150783292","https://openalex.org/W2160412553","https://openalex.org/W2177833654","https://openalex.org/W2212877209","https://openalex.org/W2577762902","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1488060887","https://openalex.org/W2380467267","https://openalex.org/W1980525453","https://openalex.org/W2325206724","https://openalex.org/W2040229502","https://openalex.org/W1580014081","https://openalex.org/W1523707702","https://openalex.org/W2421111280","https://openalex.org/W124258247","https://openalex.org/W1994021281"],"abstract_inverted_index":{"A":[0],"digital":[1],"phase-locked":[2],"loop":[3],"(DPLL)":[4],"using":[5],"a":[6,34,45],"delta-sigma":[7],"time-to-digital":[8],"converter":[9],"(\u0394\u03a3TDC)":[10],"is":[11,31,53,64,71,78,85],"presented.":[12],"This":[13],"\u0394\u03a3TDC":[14,40],"adopts":[15],"the":[16,23,27,68,76],"oversampling":[17],"and":[18,50,67,81],"feedforward":[19],"techniques":[20],"to":[21],"improve":[22],"phase":[24],"noise":[25],"of":[26,47,75],"DPLL.":[28],"The":[29,38,60,73],"DPLL":[30,77],"fabricated":[32],"in":[33],"40-nm":[35],"CMOS":[36],"process.":[37],"proposed":[39],"consumes":[41],"0.519":[42],"mW":[43],"at":[44],"supply":[46],"1.1":[48],"V,":[49],"its":[51,82],"area":[52],"0.0027":[54],"mm":[55],"<sup":[56],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[57],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[58],".":[59],"measured":[61],"output":[62],"frequency":[63],"4":[65],"GHz,":[66],"division":[69],"ratio":[70],"128.":[72],"power":[74],"3.51":[79],"mW,":[80],"rms":[83],"jitter":[84],"861":[86],"fs.":[87]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}