{"id":"https://openalex.org/W2343588668","doi":"https://doi.org/10.1109/tcsii.2015.2504274","title":"A 0.015-mm&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$^{\\text{2}}$&lt;/tex-math&gt; &lt;/inline-formula&gt; Inductorless 32-GHz Clock Generator With Wide Frequency-Tuning Range in 28-nm CMOS Technology","display_name":"A 0.015-mm&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$^{\\text{2}}$&lt;/tex-math&gt; &lt;/inline-formula&gt; Inductorless 32-GHz Clock Generator With Wide Frequency-Tuning Range in 28-nm CMOS Technology","publication_year":2015,"publication_date":"2015-11-26","ids":{"openalex":"https://openalex.org/W2343588668","doi":"https://doi.org/10.1109/tcsii.2015.2504274","mag":"2343588668"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2015.2504274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2015.2504274","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102716079","display_name":"Gyu-Seob Jeong","orcid":"https://orcid.org/0000-0002-9432-0800"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gyu-Seob Jeong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102881639","display_name":"Wooseok Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Wooseok Kim","raw_affiliation_strings":["System Latent Semantic Indexing (LSI) Business Unit, Samsung Electronics, Suwon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System Latent Semantic Indexing (LSI) Business Unit, Samsung Electronics, Suwon, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103247483","display_name":"Jaejin Park","orcid":"https://orcid.org/0009-0000-1919-3306"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaejin Park","raw_affiliation_strings":["System Latent Semantic Indexing (LSI) Business Unit, Samsung Electronics, Suwon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System Latent Semantic Indexing (LSI) Business Unit, Samsung Electronics, Suwon, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058392128","display_name":"Tae-Ik Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Taeik Kim","raw_affiliation_strings":["System Latent Semantic Indexing (LSI) Business Unit, Samsung Electronics, Suwon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System Latent Semantic Indexing (LSI) Business Unit, Samsung Electronics, Suwon, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101850552","display_name":"Hojin Park","orcid":"https://orcid.org/0000-0001-5581-6427"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hojin Park","raw_affiliation_strings":["System Latent Semantic Indexing (LSI) Business Unit, Samsung Electronics, Suwon, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System Latent Semantic Indexing (LSI) Business Unit, Samsung Electronics, Suwon, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9718,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.79921248,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"64","issue":"6","first_page":"655","last_page":"659"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8634841442108154},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.7971425652503967},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.636628270149231},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5486718416213989},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5359957814216614},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4977586567401886},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.4969220459461212},{"id":"https://openalex.org/keywords/frequency-multiplier","display_name":"Frequency multiplier","score":0.48264080286026},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.4591898024082184},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.44993025064468384},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44791918992996216},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4171416163444519},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.400158166885376},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3915386199951172},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3779309391975403},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.30628710985183716},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27970993518829346},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.12109681963920593}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8634841442108154},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.7971425652503967},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.636628270149231},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5486718416213989},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5359957814216614},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4977586567401886},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4969220459461212},{"id":"https://openalex.org/C146002875","wikidata":"https://www.wikidata.org/wiki/Q1074289","display_name":"Frequency multiplier","level":3,"score":0.48264080286026},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.4591898024082184},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.44993025064468384},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44791918992996216},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4171416163444519},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.400158166885376},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3915386199951172},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3779309391975403},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.30628710985183716},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27970993518829346},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.12109681963920593},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2015.2504274","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2015.2504274","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1971832007","https://openalex.org/W1983134786","https://openalex.org/W2029794151","https://openalex.org/W2093875124","https://openalex.org/W2117115052","https://openalex.org/W2118721819","https://openalex.org/W2227038539","https://openalex.org/W6643144091","https://openalex.org/W6674177514","https://openalex.org/W6689412875"],"related_works":["https://openalex.org/W2774664569","https://openalex.org/W2402088482","https://openalex.org/W2769992427","https://openalex.org/W1997649803","https://openalex.org/W2093119242","https://openalex.org/W3095898867","https://openalex.org/W2563014579","https://openalex.org/W2096310032","https://openalex.org/W2377552037","https://openalex.org/W2893412776"],"abstract_inverted_index":{"This":[0],"brief":[1],"illustrates":[2],"the":[3,41,45,68,90,97,125,130],"design":[4],"of":[5,44,75,83,104,152,168,176,183],"an":[6,149],"inductorless":[7],"high-speed":[8,87],"clock":[9,94,100,110,131],"generator.":[10],"Compared":[11],"to":[12,22,62,114],"inductance-capacitance":[13],"(LC)":[14],"oscillators,":[15],"ring":[16],"oscillators":[17],"are":[18,122],"used":[19],"in":[20,138],"order":[21,113],"achieve":[23],"a":[24,29,35,64,80,93,102,164,173,180],"wide":[25],"frequency-tuning":[26],"range":[27],"with":[28,56,79],"small":[30],"chip":[31,135],"area.":[32],"By":[33],"employing":[34],"cascaded":[36],"phase-locked":[37],"loop":[38],"(PLL)":[39],"architecture,":[40],"phase":[42],"noise":[43],"oscillator":[46,128],"can":[47],"be":[48],"effectively":[49],"suppressed.":[50],"The":[51,71,133,160],"first":[52],"PLL":[53,73,98,162],"is":[54],"implemented":[55],"high-voltage":[57],"devices":[58],"under":[59],"1.8-V":[60],"supply":[61,81],"provide":[63],"clean":[65],"reference":[66],"for":[67,86,124],"second":[69,72,91,126],"PLL.":[70],"consists":[74],"only":[76,153],"low-voltage":[77],"devices,":[78],"voltage":[82],"0.9":[84,184],"V":[85],"operation.":[88],"Following":[89],"PLL,":[92],"doubler":[95],"multiplies":[96],"output":[99,166],"by":[101],"factor":[103],"2,":[105],"which":[106],"avoids":[107],"power-consuming":[108],"high-frequency":[109],"dividers.":[111],"In":[112],"minimize":[115],"any":[116],"mismatch":[117],"effects,":[118],"special":[119],"layout":[120],"techniques":[121],"employed":[123],"voltage-controlled":[127],"and":[129,146,171],"doubler.":[132],"prototype":[134],"was":[136],"fabricated":[137],"28-nm":[139],"complementary":[140],"metal":[141],"oxide":[142],"semiconductor":[143],"(CMOS)":[144],"technology,":[145],"it":[147],"occupies":[148],"active":[150],"area":[151],"0.015":[154],"mm":[155],"<sup":[156],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[157],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[158],".":[159],"proposed":[161],"achieves":[163],"maximum":[165],"frequency":[167],"32":[169],"GHz":[170],"consumes":[172],"total":[174],"power":[175,181],"30":[177],"mW,":[178],"exhibiting":[179],"efficiency":[182],"mW/GHz.":[185]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":7},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}