{"id":"https://openalex.org/W2307392714","doi":"https://doi.org/10.1109/tcsii.2015.2503705","title":"An Amplifier-Free Pipeline-SAR ADC Architecture With Enhanced Speed and Energy Efficiency","display_name":"An Amplifier-Free Pipeline-SAR ADC Architecture With Enhanced Speed and Energy Efficiency","publication_year":2015,"publication_date":"2015-11-25","ids":{"openalex":"https://openalex.org/W2307392714","doi":"https://doi.org/10.1109/tcsii.2015.2503705","mag":"2307392714"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2015.2503705","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2015.2503705","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033658049","display_name":"Junfeng Gao","orcid":"https://orcid.org/0000-0002-5622-8210"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junfeng Gao","raw_affiliation_strings":["Integrated Syst. Lab., Univ. of Electron. Sci. & Technol. of China, Chengdu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Syst. Lab., Univ. of Electron. Sci. & Technol. of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050053624","display_name":"Guangjun Li","orcid":"https://orcid.org/0000-0003-2054-1771"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangjun Li","raw_affiliation_strings":["Integrated Syst. Lab., Univ. of Electron. Sci. & Technol. of China, Chengdu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Syst. Lab., Univ. of Electron. Sci. & Technol. of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032474064","display_name":"Letian Huang","orcid":"https://orcid.org/0000-0003-3907-9150"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Letian Huang","raw_affiliation_strings":["Integrated Syst. Lab., Univ. of Electron. Sci. & Technol. of China, Chengdu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Syst. Lab., Univ. of Electron. Sci. & Technol. of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100429915","display_name":"Qiang Li","orcid":"https://orcid.org/0000-0001-9503-995X"},"institutions":[{"id":"https://openalex.org/I150229711","display_name":"University of Electronic Science and Technology of China","ror":"https://ror.org/04qr3zq92","country_code":"CN","type":"education","lineage":["https://openalex.org/I150229711"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Li","raw_affiliation_strings":["Integrated Syst. Lab., Univ. of Electron. Sci. & Technol. of China, Chengdu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Syst. Lab., Univ. of Electron. Sci. & Technol. of China, Chengdu, China","institution_ids":["https://openalex.org/I150229711"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150229711"],"apc_list":null,"apc_paid":null,"fwci":2.1283,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.86947327,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"63","issue":"4","first_page":"341","last_page":"345"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.7950948476791382},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.7418559789657593},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.6274914741516113},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.6143673062324524},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.5674481391906738},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5105026960372925},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.49822521209716797},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.476574182510376},{"id":"https://openalex.org/keywords/integral-nonlinearity","display_name":"Integral nonlinearity","score":0.4577729403972626},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.450437068939209},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.44993945956230164},{"id":"https://openalex.org/keywords/differential-nonlinearity","display_name":"Differential nonlinearity","score":0.43125200271606445},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.4274158477783203},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4219297766685486},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4083154797554016},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33822011947631836},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21798500418663025}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.7950948476791382},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.7418559789657593},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.6274914741516113},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.6143673062324524},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.5674481391906738},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5105026960372925},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.49822521209716797},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.476574182510376},{"id":"https://openalex.org/C130829357","wikidata":"https://www.wikidata.org/wiki/Q1665386","display_name":"Integral nonlinearity","level":4,"score":0.4577729403972626},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.450437068939209},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.44993945956230164},{"id":"https://openalex.org/C71217194","wikidata":"https://www.wikidata.org/wiki/Q575958","display_name":"Differential nonlinearity","level":3,"score":0.43125200271606445},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.4274158477783203},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4219297766685486},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4083154797554016},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33822011947631836},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21798500418663025},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2015.2503705","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2015.2503705","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2069930070","display_name":"\u8d85\u4f4e\u7535\u538b\u6a21\u62df\u4e0e\u6570\u6a21\u6df7\u5408\u96c6\u6210\u7535\u8def\u8bbe\u8ba1\u6280\u672f\u7814\u7a76","funder_award_id":"61006027","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7470003761","display_name":null,"funder_award_id":"61534002","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1973376020","https://openalex.org/W2028400820","https://openalex.org/W2047193536","https://openalex.org/W2053451635","https://openalex.org/W2057996228","https://openalex.org/W2097216498","https://openalex.org/W2127245440","https://openalex.org/W2147723118","https://openalex.org/W2155589054","https://openalex.org/W2164251692","https://openalex.org/W2167067352","https://openalex.org/W2173216226","https://openalex.org/W2561208378","https://openalex.org/W6643750449","https://openalex.org/W6657708411","https://openalex.org/W6663796909","https://openalex.org/W6684861039"],"related_works":["https://openalex.org/W2021405064","https://openalex.org/W2135048255","https://openalex.org/W2004162305","https://openalex.org/W2240623354","https://openalex.org/W2490203154","https://openalex.org/W2019115495","https://openalex.org/W2153793371","https://openalex.org/W2904640696","https://openalex.org/W2035972461","https://openalex.org/W2207354743"],"abstract_inverted_index":{"A":[0],"new":[1],"pipeline-successive":[2],"approximation":[3],"register":[4],"(SAR)":[5],"analog-to-digital":[6],"converter":[7],"(ADC)":[8],"structure":[9],"without":[10],"residue":[11],"amplifier":[12],"and":[13,25,45,93,109,135,169],"timing-interleaving":[14],"is":[15,62,132,142,175,185,207],"presented":[16],"in":[17,29,177],"this":[18],"brief.":[19],"Two":[20],"redistribution":[21],"digital-to-analog":[22],"converters":[23],"(DACs)":[24],"comparators":[26],"are":[27],"adopted":[28],"two":[30,107],"stages,":[31],"with":[32,89,162,188,200],"$\\mbox{DAC}_1$":[36,68],"for":[39,52],"most":[40],"significant":[41,54],"bit":[42,55],"(MSB)":[43],"comparisons":[44],"$\\mbox{DAC}_2$":[49,75],"least":[53],"(LSB)":[56],"comparisons.":[57],"The":[58,122,150,182,193,204],"previous":[59,83],"sampled":[60],"signal":[61],"transferred":[63],"from":[64],"to":[71,115,118],"through":[78],"charge":[79],"sharing":[80],"so":[81],"that":[82],"LSB":[84],"conversions":[85],"can":[86],"operate":[87],"simultaneously":[88],"the":[90,98,129,154,159],"next":[91],"sample":[92],"MSB":[94],"conversions,":[95],"which":[96,141],"increases":[97],"conversion":[99,125],"speed.":[100],"With":[101],"a":[102,178,189],"0.5":[103],"scale":[104],"factor":[105],"between":[106],"stages":[108],"multicomparator":[110],"offsets,":[111],"offset":[112,120],"calibration":[113],"has":[114],"be":[116],"obtained":[117],"eliminate":[119],"nonlinearity.":[121],"number":[123],"of":[124,153],"cycles":[126,144],"required":[127],"by":[128],"proposed":[130,156],"design":[131,157],"only":[133],"6":[134],"sampling":[136,191],"requires":[137],"no":[138],"extra":[139],"time,":[140],"3":[143],"fewer":[145],"than":[146],"traditional":[147],"SAR":[148],"ADC.":[149],"behavioral":[151],"model":[152],"8b":[155,173],"proves":[158],"performance":[160],"stability":[161],"parasitic":[163],"capacitance":[164],"variation,":[165],"capacitor":[166],"mismatch,":[167],"offset,":[168],"noise":[170],"errors.":[171],"An":[172],"prototype":[174],"designed":[176],"65-nm":[179],"CMOS":[180],"technology.":[181],"supply":[183],"voltage":[184],"1.2":[186],"V,":[187],"500-MS/s":[190],"rate.":[192],"circuit":[194],"simulation":[195],"results":[196],"achieve":[197],"7.49b":[198],"ENOB":[199],"1.53-mW":[201],"power":[202],"consumption.":[203],"simulated":[205],"FoM":[206],"17":[208],"fJ/conv.":[209]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}