{"id":"https://openalex.org/W1587654378","doi":"https://doi.org/10.1109/tcsii.2015.2435753","title":"High-Throughput FPGA Implementation of QR Decomposition","display_name":"High-Throughput FPGA Implementation of QR Decomposition","publication_year":2015,"publication_date":"2015-05-20","ids":{"openalex":"https://openalex.org/W1587654378","doi":"https://doi.org/10.1109/tcsii.2015.2435753","mag":"1587654378"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2015.2435753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2015.2435753","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015704856","display_name":"Sergio D. Mu\u00f1oz","orcid":null},"institutions":[{"id":"https://openalex.org/I82767444","display_name":"Universidad de M\u00e1laga","ror":"https://ror.org/036b2ww28","country_code":"ES","type":"education","lineage":["https://openalex.org/I82767444"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Sergio D. Munoz","raw_affiliation_strings":["Department of Computer Architecture, Universidad de M\u00e1laga, M\u00e1laga, Spain","Dept. of Comput. Archit., Univ. de Malaga, Malaga, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universidad de M\u00e1laga, M\u00e1laga, Spain","institution_ids":["https://openalex.org/I82767444"]},{"raw_affiliation_string":"Dept. of Comput. Archit., Univ. de Malaga, Malaga, Spain","institution_ids":["https://openalex.org/I82767444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019066865","display_name":"Javier Hormigo","orcid":"https://orcid.org/0000-0002-5454-6821"},"institutions":[{"id":"https://openalex.org/I82767444","display_name":"Universidad de M\u00e1laga","ror":"https://ror.org/036b2ww28","country_code":"ES","type":"education","lineage":["https://openalex.org/I82767444"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Javier Hormigo","raw_affiliation_strings":["Department of Computer Architecture, Universidad de M\u00e1laga, M\u00e1laga, Spain","Dept. of Comput. Archit., Univ. de Malaga, Malaga, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universidad de M\u00e1laga, M\u00e1laga, Spain","institution_ids":["https://openalex.org/I82767444"]},{"raw_affiliation_string":"Dept. of Comput. Archit., Univ. de Malaga, Malaga, Spain","institution_ids":["https://openalex.org/I82767444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I82767444"],"apc_list":null,"apc_paid":null,"fwci":6.3525,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.96910856,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"62","issue":"9","first_page":"861","last_page":"865"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.9818463325500488},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8617264032363892},{"id":"https://openalex.org/keywords/qr-decomposition","display_name":"QR decomposition","score":0.7976391315460205},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6950641870498657},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6609171628952026},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5902178883552551},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5104914903640747},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.43384161591529846},{"id":"https://openalex.org/keywords/rotation","display_name":"Rotation (mathematics)","score":0.4214381277561188},{"id":"https://openalex.org/keywords/decomposition","display_name":"Decomposition","score":0.4212137460708618},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36265307664871216},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3332647979259491},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.31560927629470825},{"id":"https://openalex.org/keywords/eigenvalues-and-eigenvectors","display_name":"Eigenvalues and eigenvectors","score":0.09641233086585999},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07190361618995667}],"concepts":[{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.9818463325500488},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8617264032363892},{"id":"https://openalex.org/C188060507","wikidata":"https://www.wikidata.org/wiki/Q653242","display_name":"QR decomposition","level":3,"score":0.7976391315460205},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6950641870498657},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6609171628952026},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5902178883552551},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5104914903640747},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.43384161591529846},{"id":"https://openalex.org/C74050887","wikidata":"https://www.wikidata.org/wiki/Q848368","display_name":"Rotation (mathematics)","level":2,"score":0.4214381277561188},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.4212137460708618},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36265307664871216},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3332647979259491},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31560927629470825},{"id":"https://openalex.org/C158693339","wikidata":"https://www.wikidata.org/wiki/Q190524","display_name":"Eigenvalues and eigenvectors","level":2,"score":0.09641233086585999},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07190361618995667},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2015.2435753","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2015.2435753","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:riuma.uma.es:10630/10273","is_oa":false,"landing_page_url":"http://hdl.handle.net/10630/10273","pdf_url":null,"source":{"id":"https://openalex.org/S4306401385","display_name":"Repositorio Institucional de la Universidad de M\u00e1laga (University of M\u00e1laga)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I82767444","host_organization_name":"Universidad de M\u00e1laga","host_organization_lineage":["https://openalex.org/I82767444"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"journal article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G161283952","display_name":null,"funder_award_id":"P07-TIC-02630","funder_id":"https://openalex.org/F4320326754","funder_display_name":"Junta de Andaluc\u00eda"}],"funders":[{"id":"https://openalex.org/F4320326754","display_name":"Junta de Andaluc\u00eda","ror":"https://ror.org/01jem9c82"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1973241971","https://openalex.org/W1979797290","https://openalex.org/W1981745143","https://openalex.org/W1992472739","https://openalex.org/W2001747039","https://openalex.org/W2012366931","https://openalex.org/W2015454243","https://openalex.org/W2055373421","https://openalex.org/W2062021750","https://openalex.org/W2103925854","https://openalex.org/W2133427951","https://openalex.org/W2137164933","https://openalex.org/W2534379700","https://openalex.org/W2544156852","https://openalex.org/W2916844179"],"related_works":["https://openalex.org/W2387631519","https://openalex.org/W2004703634","https://openalex.org/W2606491455","https://openalex.org/W2380033012","https://openalex.org/W1986095997","https://openalex.org/W2981274774","https://openalex.org/W1587654378","https://openalex.org/W2952509803","https://openalex.org/W2807944329","https://openalex.org/W2367746241"],"abstract_inverted_index":{"This":[0,47],"brief":[1],"presents":[2],"a":[3,18,50,86],"hardware":[4],"design":[5,96],"to":[6],"achieve":[7],"high-throughput":[8],"QR":[9,54],"decomposition,":[10],"using":[11],"the":[12,32,76,82],"Givens":[13],"rotation":[14],"method.":[15],"It":[16],"utilizes":[17],"new":[19],"2-D":[20],"systolic":[21],"array":[22,63],"architecture":[23,65],"with":[24,56,81,89],"pipelined":[25],"processing":[26],"elements,":[27],"which":[28],"are":[29],"based":[30],"on":[31],"COordinate":[33],"Rotation":[34],"DIgital":[35],"Computer":[36],"(CORDIC)":[37],"algorithm.":[38],"CORDIC":[39,79],"computes":[40],"vector":[41],"rotations":[42],"through":[43],"shifts":[44],"and":[45],"additions.":[46],"approach":[48],"allows":[49],"continuous":[51],"computation":[52],"of":[53,78],"factorizations":[55],"simple":[57],"hardware.":[58],"A":[59],"fixed-point":[60],"field-programmable":[61],"gate":[62],"(FPGA)":[64],"for":[66,93],"4":[67,69],"\u00d7":[68],"matrices":[70],"has":[71],"been":[72],"optimized":[73],"by":[74],"balancing":[75],"number":[77],"iterations":[80],"final":[83],"error.":[84],"As":[85],"result,":[87],"compared":[88],"other":[90],"previous":[91],"proposals":[92],"FPGA,":[94],"our":[95],"achieves":[97],"at":[98],"least":[99],"50%":[100],"more":[101],"throughput,":[102],"as":[103,105],"well":[104],"much":[106],"less":[107],"resource":[108],"utilization.":[109]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}