{"id":"https://openalex.org/W2064639253","doi":"https://doi.org/10.1109/tcsii.2014.2362639","title":"Low-Power Asynchronous NCL Pipelines With Fine-Grain Power Gating and Early Sleep","display_name":"Low-Power Asynchronous NCL Pipelines With Fine-Grain Power Gating and Early Sleep","publication_year":2014,"publication_date":"2014-10-09","ids":{"openalex":"https://openalex.org/W2064639253","doi":"https://doi.org/10.1109/tcsii.2014.2362639","mag":"2064639253"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2014.2362639","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2014.2362639","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102063487","display_name":"Meng\u2010Chou Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I70522481","display_name":"National Changhua University of Education","ror":"https://ror.org/005gkfa10","country_code":"TW","type":"education","lineage":["https://openalex.org/I70522481"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Meng-Chou Chang","raw_affiliation_strings":["Department of Electronic Engineering, National Changhua University of Education, Changhua, Taiwan","Dept. of Electron. Eng., Nat. Changhua Univ. of Educ., Changhua, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Changhua University of Education, Changhua, Taiwan","institution_ids":["https://openalex.org/I70522481"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Nat. Changhua Univ. of Educ., Changhua, Taiwan","institution_ids":["https://openalex.org/I70522481"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010603703","display_name":"Ming-Hsun Hsieh","orcid":null},"institutions":[{"id":"https://openalex.org/I70522481","display_name":"National Changhua University of Education","ror":"https://ror.org/005gkfa10","country_code":"TW","type":"education","lineage":["https://openalex.org/I70522481"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Hsun Hsieh","raw_affiliation_strings":["Department of Electronic Engineering, National Changhua University of Education, Changhua, Taiwan","Dept. of Electron. Eng., Nat. Changhua Univ. of Educ., Changhua, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Changhua University of Education, Changhua, Taiwan","institution_ids":["https://openalex.org/I70522481"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Nat. Changhua Univ. of Educ., Changhua, Taiwan","institution_ids":["https://openalex.org/I70522481"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023335089","display_name":"Po-Hung Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I70522481","display_name":"National Changhua University of Education","ror":"https://ror.org/005gkfa10","country_code":"TW","type":"education","lineage":["https://openalex.org/I70522481"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Hung Yang","raw_affiliation_strings":["Department of Electronic Engineering, National Changhua University of Education, Changhua, Taiwan","Dept. of Electron. Eng., Nat. Changhua Univ. of Educ., Changhua, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, National Changhua University of Education, Changhua, Taiwan","institution_ids":["https://openalex.org/I70522481"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Nat. Changhua Univ. of Educ., Changhua, Taiwan","institution_ids":["https://openalex.org/I70522481"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I70522481"],"apc_list":null,"apc_paid":null,"fwci":0.5226,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.71938816,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"61","issue":"12","first_page":"957","last_page":"961"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.8870731592178345},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6024585962295532},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.574233889579773},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5429919958114624},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5423210263252258},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5308956503868103},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4201014041900635},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.402550607919693},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3732973337173462},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.36617663502693176},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3476908802986145},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29011452198028564},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.25794193148612976},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2573646008968353},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.2000538408756256},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12739071249961853},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.08833202719688416},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08698144555091858},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.06944870948791504}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.8870731592178345},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6024585962295532},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.574233889579773},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5429919958114624},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5423210263252258},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5308956503868103},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4201014041900635},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.402550607919693},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3732973337173462},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.36617663502693176},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3476908802986145},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29011452198028564},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.25794193148612976},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2573646008968353},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.2000538408756256},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12739071249961853},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.08833202719688416},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08698144555091858},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.06944870948791504},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2014.2362639","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2014.2362639","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5758451890","display_name":"Design of Low-Power Ternary Content-Addressable Memories Using FinFET Devices (I)","funder_award_id":"MOST103-2221-E018-033","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W189036309","https://openalex.org/W1976222993","https://openalex.org/W1981015639","https://openalex.org/W1981763008","https://openalex.org/W1985927209","https://openalex.org/W1996005423","https://openalex.org/W2018430360","https://openalex.org/W2039987950","https://openalex.org/W2103886509","https://openalex.org/W2117299791","https://openalex.org/W2125596564","https://openalex.org/W2130896291","https://openalex.org/W2143378652","https://openalex.org/W2160715044","https://openalex.org/W4231670955","https://openalex.org/W6683384013"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2145376025","https://openalex.org/W3127845477","https://openalex.org/W2005728592","https://openalex.org/W2985738161","https://openalex.org/W4239594101","https://openalex.org/W574669072","https://openalex.org/W2046826624"],"abstract_inverted_index":{"NULL":[0],"convention":[1],"logic":[2,61],"(NCL)":[3],"is":[4,73,162],"a":[5,60,95,141,177,207],"promising":[6],"design":[7],"paradigm":[8],"for":[9,121,169],"constructing":[10],"asynchronous":[11],"delay-insensitive":[12],"circuits.":[13],"This":[14],"brief":[15],"presents":[16],"two":[17],"novel":[18],"NCL":[19,26,35,156,196],"pipeline":[20,96,117,139,175],"structures,":[21],"called":[22],"fine-grain":[23,32,45,57],"power":[24,33,46,54,58,74,79,186,214],"gating":[25,34,47],"with":[27,36,83,193],"early":[28,37,49,85,103,171],"sleep":[29,38,50,86,101,148],"(FPG-NCL-ES)":[30],"and":[31,39,48,72,185,216],"optimization":[40],"(FPG-NCL-ES-OPT),":[41],"which":[42],"employ":[43],"both":[44],"to":[51,76,126,164,180],"achieve":[52,206],"lower":[53,213,217],"consumption.":[55,187],"With":[56],"gating,":[59],"block":[62],"in":[63,94,136,146,152],"FPG-NCL-ES":[64,138],"becomes":[65],"active":[66],"only":[67],"when":[68,80],"performing":[69],"useful":[70],"work":[71],"gated":[75],"reduce":[77,182],"leakage":[78],"inactive.":[81],"Moreover,":[82],"the":[84,88,100,105,115,122,132,137,147,153,166,194,198,202],"mechanism,":[87],"multithreshold":[89],"CMOS":[90],"(MTCMOS)":[91],"threshold":[92,134],"gates":[93,135],"stage":[97,110],"can":[98,205],"enter":[99],"mode":[102,149],"once":[104],"data":[106],"output":[107],"of":[108,144,201],"this":[109,129],"has":[111],"been":[112],"received":[113],"by":[114],"downstream":[116],"stage,":[118],"without":[119],"waiting":[120],"next":[123],"null":[124],"wavefront":[125],"arrive":[127],"at":[128],"stage.":[130],"Thus,":[131],"MTCMOS":[133],"have":[140],"higher":[142,208],"probability":[143],"staying":[145],"than":[150],"those":[151],"traditional":[154,167,195],"power-gated":[155],"pipeline.":[157],"A":[158],"modified":[159],"asymmetric":[160],"C-element":[161,168],"proposed":[163],"replace":[165],"supporting":[170],"sleep.":[172],"The":[173],"FPG-NCL-ES-OPT":[174,199],"employs":[176],"circuit":[178],"simplification":[179],"further":[181],"silicon":[183],"area":[184],"Simulation":[188],"results":[189],"show":[190],"that,":[191],"compared":[192],"counterpart,":[197],"implementation":[200],"Kogge-Stone":[203],"adder":[204],"maximum":[209],"sustainable":[210],"throughput":[211],"rate,":[212],"consumption,":[215],"hardware":[218],"cost.":[219]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":3}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}