{"id":"https://openalex.org/W2052793545","doi":"https://doi.org/10.1109/tcsii.2014.2357351","title":"Boolean Logic Operations and Computing Circuits Based on Memristors","display_name":"Boolean Logic Operations and Computing Circuits Based on Memristors","publication_year":2014,"publication_date":"2014-09-11","ids":{"openalex":"https://openalex.org/W2052793545","doi":"https://doi.org/10.1109/tcsii.2014.2357351","mag":"2052793545"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2014.2357351","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2014.2357351","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025252401","display_name":"Georgios Papandroulidakis","orcid":"https://orcid.org/0000-0002-9203-2557"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Papandroulidakis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece#TAB#","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030851089","display_name":"Ioannis Vourkas","orcid":"https://orcid.org/0000-0002-7036-8092"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Ioannis Vourkas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece#TAB#","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080234834","display_name":"Nikolaos Vasileiadis","orcid":"https://orcid.org/0000-0002-6245-7220"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikolaos Vasileiadis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece#TAB#","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008924272","display_name":"Georgios Ch. Sirakoulis","orcid":"https://orcid.org/0000-0001-8240-484X"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Ch. Sirakoulis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Democritus Univ. of Thrace, Xanthi, Greece#TAB#","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":null,"apc_paid":null,"fwci":5.9621,"has_fulltext":false,"cited_by_count":82,"citation_normalized_percentile":{"value":0.96711855,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":100},"biblio":{"volume":"61","issue":"12","first_page":"972","last_page":"976"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12236","display_name":"Photoreceptor and optogenetics research","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8974777460098267},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6902576088905334},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6426550149917603},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6138637661933899},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.574059247970581},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5194387435913086},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5192470550537109},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.49292850494384766},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4765394628047943},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4350828230381012},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41818565130233765},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1810220181941986},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16537421941757202},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13525936007499695}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8974777460098267},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6902576088905334},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6426550149917603},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6138637661933899},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.574059247970581},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5194387435913086},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5192470550537109},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.49292850494384766},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4765394628047943},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4350828230381012},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41818565130233765},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1810220181941986},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16537421941757202},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13525936007499695},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2014.2357351","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2014.2357351","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1484829657","https://openalex.org/W1979543683","https://openalex.org/W2004782555","https://openalex.org/W2007898123","https://openalex.org/W2020971886","https://openalex.org/W2043274724","https://openalex.org/W2045009304","https://openalex.org/W2045171544","https://openalex.org/W2066280488","https://openalex.org/W2066552075","https://openalex.org/W2091777687","https://openalex.org/W2112181056","https://openalex.org/W2170095368","https://openalex.org/W3099743262","https://openalex.org/W3150708839"],"related_works":["https://openalex.org/W2015297467","https://openalex.org/W2105831835","https://openalex.org/W2035017065","https://openalex.org/W2094066961","https://openalex.org/W2323645878","https://openalex.org/W2285231005","https://openalex.org/W3049246456","https://openalex.org/W4241208885","https://openalex.org/W2098419840","https://openalex.org/W2766377030"],"abstract_inverted_index":{"This":[0,54],"brief":[1],"contributes":[2],"to":[3,58],"the":[4,43,59,70],"design":[5,27,60],"of":[6,17,33,45,51,61,69],"computational":[7],"and":[8,20,73],"reconfigurable":[9],"structures":[10],"that":[11],"exploit":[12],"unique":[13],"threshold-dependent":[14],"switching":[15],"response":[16],"single":[18],"memristors":[19],"their":[21],"compositions.":[22],"A":[23,65],"new":[24],"logic":[25],"circuit":[26],"paradigm,":[28],"which":[29],"assumes":[30],"parallel":[31],"processing":[32],"input":[34],"signals,":[35],"is":[36,56,75],"proposed,":[37],"along":[38],"with":[39],"a":[40],"methodology":[41,55],"for":[42],"construction":[44],"robust":[46],"programmable":[47],"composite":[48],"memristive":[49,62],"switches":[50],"variable":[52],"precision.":[53],"applied":[57],"computing":[63],"circuits.":[64],"SPICE":[66],"simulation-based":[67],"validation":[68],"proposed":[71],"circuits":[72],"systems":[74],"provided.":[76]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":10},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":13},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":10}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}