{"id":"https://openalex.org/W2085671259","doi":"https://doi.org/10.1109/tcsii.2014.2350333","title":"A Parallel Radix-Sort-Based VLSI Architecture for Finding the First &lt;inline-formula&gt; &lt;tex-math notation=\"TeX\"&gt;$W$&lt;/tex-math&gt;&lt;/inline-formula&gt; Maximum/Minimum Values","display_name":"A Parallel Radix-Sort-Based VLSI Architecture for Finding the First &lt;inline-formula&gt; &lt;tex-math notation=\"TeX\"&gt;$W$&lt;/tex-math&gt;&lt;/inline-formula&gt; Maximum/Minimum Values","publication_year":2014,"publication_date":"2014-08-21","ids":{"openalex":"https://openalex.org/W2085671259","doi":"https://doi.org/10.1109/tcsii.2014.2350333","mag":"2085671259"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2014.2350333","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2014.2350333","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034547098","display_name":"Guoping Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Guoping Xiao","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","Dept. of Electronics and Telecommunications Politecnico di Torino,Torino,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dept. of Electronics and Telecommunications Politecnico di Torino,Torino,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026016005","display_name":"Maurizio Martina","orcid":"https://orcid.org/0000-0002-3069-0319"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Martina","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","Dept. of Electronics and Telecommunications Politecnico di Torino,Torino,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dept. of Electronics and Telecommunications Politecnico di Torino,Torino,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074150684","display_name":"Guido Masera","orcid":"https://orcid.org/0000-0003-2238-9443"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Guido Masera","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","Dept. of Electronics and Telecommunications Politecnico di Torino,Torino,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dept. of Electronics and Telecommunications Politecnico di Torino,Torino,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040802837","display_name":"Gianluca Piccinini","orcid":"https://orcid.org/0000-0002-9385-6195"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Piccinini","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","Dept. of Electronics and Telecommunications Politecnico di Torino,Torino,Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dept. of Electronics and Telecommunications Politecnico di Torino,Torino,Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4398,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.85006756,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"61","issue":"11","first_page":"890","last_page":"894"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.64383465051651},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6436340808868408},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5231467485427856},{"id":"https://openalex.org/keywords/sort","display_name":"sort","score":0.5053671002388},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4489698112010956},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4454796016216278},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42322033643722534},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4012696146965027},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3779260218143463},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.16444110870361328},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1515178084373474},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12584611773490906}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.64383465051651},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6436340808868408},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5231467485427856},{"id":"https://openalex.org/C88548561","wikidata":"https://www.wikidata.org/wiki/Q347599","display_name":"sort","level":2,"score":0.5053671002388},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4489698112010956},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4454796016216278},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42322033643722534},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4012696146965027},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3779260218143463},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.16444110870361328},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1515178084373474},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12584611773490906},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2014.2350333","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2014.2350333","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1966882038","https://openalex.org/W1968441752","https://openalex.org/W1977932832","https://openalex.org/W1982832652","https://openalex.org/W1993405011","https://openalex.org/W1996825689","https://openalex.org/W2022029301","https://openalex.org/W2032791864","https://openalex.org/W2036578728","https://openalex.org/W2085536684","https://openalex.org/W2098934168","https://openalex.org/W2109866575","https://openalex.org/W2114239009","https://openalex.org/W2118764568","https://openalex.org/W2123530431","https://openalex.org/W2127370988","https://openalex.org/W2130194865","https://openalex.org/W2138233828","https://openalex.org/W2142899225","https://openalex.org/W2156429183","https://openalex.org/W2159277240","https://openalex.org/W2160897074","https://openalex.org/W2161441594","https://openalex.org/W2167657277","https://openalex.org/W2504812378","https://openalex.org/W2752061190","https://openalex.org/W2897841942","https://openalex.org/W3027900649","https://openalex.org/W6755283558"],"related_works":["https://openalex.org/W2364921833","https://openalex.org/W2302028273","https://openalex.org/W1525643724","https://openalex.org/W2067938758","https://openalex.org/W2382623646","https://openalex.org/W3087771547","https://openalex.org/W2333420780","https://openalex.org/W2375199418","https://openalex.org/W1569389315","https://openalex.org/W2503642292"],"abstract_inverted_index":{"Very-large-scale":[0],"integration":[1],"(VLSI)":[2],"architectures":[3],"for":[4,43,111],"finding":[5,44],"the":[6,17,45,67,72,85,96,115,118,127,150,160,167,171,175],"first":[7,46],"W":[8,47,113],"(W>2)":[9],"maximum":[10,48],"(or":[11,49],"minimum)":[12,50],"values":[13,51],"are":[14],"required":[15],"in":[16,84,101,149,158,166],"implementation":[18],"of":[19,92,98,105,117],"several":[20],"applications":[21],"such":[22],"as":[23],"nonbinary":[24],"low-density-parity-check":[25],"decoders,":[26],"K-best":[27],"multiple-input-multiple-output":[28],"(MIMO)":[29],"detectors,":[30],"and":[31,114,163],"turbo":[32],"product":[33,178],"codes.":[34],"In":[35],"this":[36,99],"brief,":[37],"a":[38,102,131],"parallel":[39],"radix-sort-based":[40],"VLSI":[41],"architecture":[42,87,129,140,173],"is":[52,88],"proposed.":[53],"The":[54],"described":[55],"architecture,":[56,60],"called":[57],"Bit-Wise-And":[58],"(BWA)":[59],"relies":[61],"on":[62,130],"analyzing":[63],"input":[64,119],"data":[65,120],"from":[66],"most":[68],"significant":[69,74],"bit":[70],"to":[71,108],"least":[73],"one,":[75],"with":[76],"very":[77],"simple":[78],"logic":[79],"circuits.":[80],"One":[81],"key":[82],"feature":[83],"BWA":[86,139,172],"its":[89],"high":[90],"level":[91],"scalability,":[93],"which":[94],"enables":[95],"adoption":[97],"solution":[100],"large":[103,109],"spectrum":[104],"applications,":[106],"corresponding":[107],"ranges":[110],"both":[112],"size":[116],"set.":[121],"Experimental":[122],"results,":[123],"achieved":[124],"by":[125],"implementing":[126],"proposed":[128],"high-speed":[132],"90-nm":[133],"CMOS":[134],"standard-cell":[135],"technology,":[136],"show":[137],"that":[138],"requires":[141],"significantly":[142],"less":[143,153],"area":[144],"than":[145,154],"other":[146],"solutions":[147],"available":[148],"literature,":[151],"i.e.,":[152],"or":[155],"about":[156,164],"50%":[157,165],"all":[159,181],"considered":[161,182],"cases":[162],"worst":[168],"case.":[169],"Moreover,":[170],"exhibits":[174],"lowest":[176],"area-delay":[177],"among":[179],"almost":[180],"cases.":[183]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}
