{"id":"https://openalex.org/W1970920438","doi":"https://doi.org/10.1109/tcsii.2014.2327314","title":"Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder","display_name":"Unified Architecture for Double/Two-Parallel Single Precision Floating Point Adder","publication_year":2014,"publication_date":"2014-05-29","ids":{"openalex":"https://openalex.org/W1970920438","doi":"https://doi.org/10.1109/tcsii.2014.2327314","mag":"1970920438"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2014.2327314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2014.2327314","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080026041","display_name":"Manish Kumar Jaiswal","orcid":"https://orcid.org/0000-0002-8722-508X"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Manish Kumar Jaiswal","raw_affiliation_strings":["Department of Electronic Engineering, City University of Hong Kong, Kowloon, Hong Kong","Dept. of Electron. Eng., City Univ of Hong Kong, Kowloon, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, City University of Hong Kong, Kowloon, Hong Kong","institution_ids":["https://openalex.org/I168719708"]},{"raw_affiliation_string":"Dept. of Electron. Eng., City Univ of Hong Kong, Kowloon, China","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077847474","display_name":"Ray C. C. Cheung","orcid":"https://orcid.org/0000-0002-6764-0729"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Ray C. C. Cheung","raw_affiliation_strings":["Department of Electronic Engineering, City University of Hong Kong, Kowloon, Hong Kong","Dept. of Electron. Eng., City Univ of Hong Kong, Kowloon, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, City University of Hong Kong, Kowloon, Hong Kong","institution_ids":["https://openalex.org/I168719708"]},{"raw_affiliation_string":"Dept. of Electron. Eng., City Univ of Hong Kong, Kowloon, China","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102857440","display_name":"S. Balakrishnan","orcid":"https://orcid.org/0009-0000-2568-0151"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"M. Balakrishnan","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, New Delhi, India","Department of Computer Science and Engineering, Indian Institute of Technology-Delhi, New Delhi, India#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology-Delhi, New Delhi, India#TAB#","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085835894","display_name":"Kolin Paul","orcid":"https://orcid.org/0000-0001-6970-5509"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kolin Paul","raw_affiliation_strings":["Department of Computer Science and Engineering, Indian Institute of Technology, New Delhi, India","Department of Computer Science and Engineering, Indian Institute of Technology-Delhi, New Delhi, India#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, Indian Institute of Technology-Delhi, New Delhi, India#TAB#","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.5736,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.92601112,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"61","issue":"7","first_page":"521","last_page":"525"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9044417142868042},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7257226705551147},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6448233127593994},{"id":"https://openalex.org/keywords/double-precision-floating-point-format","display_name":"Double-precision floating-point format","score":0.6003968119621277},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5294779539108276},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5274814963340759},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5051248669624329},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49047014117240906},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.42887893319129944},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.4250849485397339},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.41933491826057434},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.411062628030777},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40098094940185547},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.19867593050003052},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16288745403289795}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9044417142868042},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7257226705551147},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6448233127593994},{"id":"https://openalex.org/C35912277","wikidata":"https://www.wikidata.org/wiki/Q1243369","display_name":"Double-precision floating-point format","level":3,"score":0.6003968119621277},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5294779539108276},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5274814963340759},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5051248669624329},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49047014117240906},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.42887893319129944},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.4250849485397339},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.41933491826057434},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.411062628030777},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40098094940185547},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.19867593050003052},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16288745403289795},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2014.2327314","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2014.2327314","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:hub.hku.hk:10722/248403","is_oa":false,"landing_page_url":"http://hdl.handle.net/10722/248403","pdf_url":null,"source":{"id":"https://openalex.org/S4377196271","display_name":"The HKU Scholars Hub (University of Hong Kong)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I889458895","host_organization_name":"University of Hong Kong","host_organization_lineage":["https://openalex.org/I889458895"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1973800584","https://openalex.org/W2018979449","https://openalex.org/W2032195315","https://openalex.org/W2067536948","https://openalex.org/W2087898301","https://openalex.org/W2095168506","https://openalex.org/W2154933128","https://openalex.org/W2160467717","https://openalex.org/W2173313568","https://openalex.org/W2538869119"],"related_works":["https://openalex.org/W1564887326","https://openalex.org/W2239119680","https://openalex.org/W3150959508","https://openalex.org/W2116803521","https://openalex.org/W2773283032","https://openalex.org/W1571090276","https://openalex.org/W3215589575","https://openalex.org/W1973800584","https://openalex.org/W2544512391","https://openalex.org/W2020888328"],"abstract_inverted_index":{"Floating":[0],"point":[1],"(F.P.)":[2],"addition":[3],"is":[4],"a":[5,9,31,39,111,132],"core":[6],"operation":[7],"for":[8,23,78,101],"wide":[10],"range":[11],"of":[12,30],"applications.":[13],"This":[14],"brief":[15],"presents":[16],"an":[17,28],"area-efficient,":[18],"dynamically":[19],"configurable,":[20],"multiprecision":[21],"architecture":[22,29,97,122,144],"F.P.":[24,53],"addition.":[25],"We":[26],"propose":[27],"double":[32],"precision":[33,44,80],"(DP)":[34],"adder,":[35],"which":[36],"also":[37],"supports":[38,89],"dual":[40,142],"(two":[41],"parallel)":[42],"single":[43],"(SP)":[45],"computational":[46],"feature.":[47],"Key":[48],"components":[49],"involved":[50],"in":[51],"the":[52,119,125,140],"adder":[54,114],"architecture,":[55],"such":[56],"as":[57],"comparator,":[58],"swap,":[59],"dynamic":[60],"shifters,":[61],"leading":[62],"one-detector":[63],"(LOD),":[64],"mantissa":[65],"adders/subtractors,":[66],"and":[67,92,151,155],"rounding":[68],"circuit,":[69],"have":[70],"been":[71,99],"redesigned":[72],"to":[73,110,137],"efficiently":[74],"enable":[75],"resource":[76],"sharing":[77],"both":[79,90],"operands":[81],"with":[82,115,131],"minimal":[83],"multiplexing":[84],"circuitry.":[85],"The":[86,95],"proposed":[87,96,120,141],"design":[88],"normal":[91],"sub-normal":[93],"numbers.":[94],"has":[98,145,152],"synthesized":[100],"OSUcells":[102],"Cell":[103],"0.18":[104],"\u03bcm":[105],"technology":[106],"ASIC":[107],"implementation.":[108],"Compared":[109,136],"standalone":[112],"DP":[113,160],"two":[116],"SP":[117],"adders,":[118],"unified":[121],"can":[123],"reduce":[124],"hardware":[126],"resources":[127],"by":[128],"\u2248":[129],"35%,":[130],"minor":[133],"delay":[134,156],"overhead.":[135],"previous":[138],"works,":[139],"mode":[143],"40%":[146],"smaller":[147],"area":[148,154],"\u00d7":[149],"delay,":[150],"better":[153],"overhead":[157],"over":[158],"only":[159],"adder.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}