{"id":"https://openalex.org/W2132315271","doi":"https://doi.org/10.1109/tcsii.2014.2319676","title":"Low-Power Multicore Processor Design With Reconfigurable Same-Instruction Multiple Process","display_name":"Low-Power Multicore Processor Design With Reconfigurable Same-Instruction Multiple Process","publication_year":2014,"publication_date":"2014-04-23","ids":{"openalex":"https://openalex.org/W2132315271","doi":"https://doi.org/10.1109/tcsii.2014.2319676","mag":"2132315271"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2014.2319676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2014.2319676","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024240334","display_name":"Yu Zheng","orcid":"https://orcid.org/0000-0001-9046-5511"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zheng Yu","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109151274","display_name":"Zhiyi Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyi Yu","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108423914","display_name":"Xueqiu Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xueqiu Yu","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045035144","display_name":"Ningxi Liu","orcid":"https://orcid.org/0000-0003-0578-0571"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ningxi Liu","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I4391767673","display_name":"State Key Laboratory of ASIC and System","ror":"https://ror.org/01mamgv83","country_code":null,"type":"facility","lineage":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]},{"raw_affiliation_string":"State Key Lab. of ASIC & Syst. Fudan Univ., Shanghai, China","institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5024240334"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4391767673"],"apc_list":null,"apc_paid":null,"fwci":1.4557,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.83234954,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"61","issue":"6","first_page":"423","last_page":"427"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8101615905761719},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6959591507911682},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5643630027770996},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5252313613891602},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5056159496307373},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.48072388768196106},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.45824429392814636},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4277372658252716},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4270973205566406},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40849611163139343},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3650206923484802},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18932005763053894}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8101615905761719},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6959591507911682},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5643630027770996},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5252313613891602},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5056159496307373},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.48072388768196106},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.45824429392814636},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4277372658252716},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4270973205566406},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40849611163139343},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3650206923484802},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18932005763053894},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2014.2319676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2014.2319676","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1023626758","display_name":null,"funder_award_id":"2012AA012001","funder_id":"https://openalex.org/F4320335773","funder_display_name":"National High-tech Research and Development Program"},{"id":"https://openalex.org/G130695880","display_name":null,"funder_award_id":"61103008","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6977589362","display_name":null,"funder_award_id":"12511503700","funder_id":"https://openalex.org/F4320321885","funder_display_name":"Science and Technology Commission of Shanghai Municipality"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321885","display_name":"Science and Technology Commission of Shanghai Municipality","ror":"https://ror.org/03kt66j61"},{"id":"https://openalex.org/F4320335773","display_name":"National High-tech Research and Development Program","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1965610455","https://openalex.org/W1985856855","https://openalex.org/W2015912445","https://openalex.org/W2017503457","https://openalex.org/W2058848219","https://openalex.org/W2106219841","https://openalex.org/W2114693103","https://openalex.org/W2115611348","https://openalex.org/W2140199336","https://openalex.org/W2155503253","https://openalex.org/W6654430274","https://openalex.org/W6665144051"],"related_works":["https://openalex.org/W2100090372","https://openalex.org/W4361205702","https://openalex.org/W2128523353","https://openalex.org/W2385965183","https://openalex.org/W4289281780","https://openalex.org/W2013342653","https://openalex.org/W2901818815","https://openalex.org/W4237598585","https://openalex.org/W2359552542","https://openalex.org/W2374897487"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,44,48],"multicore":[4],"embedded":[5],"processor":[6],"with":[7,100,137],"reconfigurable":[8],"same-instruction":[9],"multiple":[10],"process":[11],"(RSIMP)":[12],"architecture":[13],"design":[14],"to":[15,35,59,74,87],"reduce":[16],"the":[17,26,30,36,65,72,75,79,114,118,126,130,138],"power":[18,28,98],"consumption":[19],"of":[20,29,81,96],"instruction":[21,51],"memory":[22],"(IM),":[23],"thus":[24],"reducing":[25],"total":[27],"processor.":[31],"RSIMP":[32],"is":[33],"applied":[34],"scenario":[37],"in":[38,53,62,107],"which":[39,63],"several":[40],"cores":[41,83],"(each":[42],"representing":[43],"coarse-grained":[45],"process)":[46],"execute":[47],"highly":[49],"identical":[50],"sequence":[52],"parallel.":[54],"They":[55],"are":[56,84],"then":[57],"reconfigured":[58],"master-slave":[60],"mode":[61],"only":[64],"master":[66],"core":[67],"fetches":[68],"instructions":[69,73],"and":[70,94,104,109,133],"distributes":[71],"slave":[76,82],"core(s),":[77],"whereas":[78],"IM":[80],"shut":[85],"down":[86],"save":[88],"power.":[89],"Experimental":[90],"results":[91],"show":[92],"13.8%":[93],"21.9%":[95],"system":[97],"reduction":[99],"negligible":[101],"hardware":[102],"overhead":[103],"performance":[105],"loss":[106],"2Core":[108],"4Core":[110],"configurations,":[111],"respectively,":[112],"for":[113],"benchmarks":[115],"selected":[116],"from":[117],"long-term":[119],"evolution":[120],"(LTE)":[121],"multiple-input-":[122],"multiple-output":[123],"(MIMO)":[124],"system,":[125],"Reed-Solomon":[127],"(RS)":[128],"decoder,":[129],"H.264/AVC":[131],"codec,":[132],"AES":[134],"encryption/decryption,":[135],"compared":[136],"baseline":[139],"platform.":[140]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}