{"id":"https://openalex.org/W2046135507","doi":"https://doi.org/10.1109/tcsii.2013.2296119","title":"Design of High-Speed Register Files Using SiGe HBT BiCMOS Technology","display_name":"Design of High-Speed Register Files Using SiGe HBT BiCMOS Technology","publication_year":2014,"publication_date":"2014-02-14","ids":{"openalex":"https://openalex.org/W2046135507","doi":"https://doi.org/10.1109/tcsii.2013.2296119","mag":"2046135507"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2013.2296119","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2013.2296119","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040936421","display_name":"Xuelian Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xuelian Liu","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA","Rensselaer, Polytech. Inst., Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer, Polytech. Inst., Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010706533","display_name":"Srikumar Raman","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srikumar Raman","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA","Rensselaer, Polytech. Inst., Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer, Polytech. Inst., Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068403934","display_name":"Ryan Clarke","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ryan Clarke","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA","Rensselaer, Polytech. Inst., Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer, Polytech. Inst., Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027729732","display_name":"Mitchell R. LeRoy","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mitchell R. LeRoy","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA","Rensselaer, Polytech. Inst., Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer, Polytech. Inst., Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049647322","display_name":"Okan Erdogan","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Okan Erdogan","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA","Rensselaer, Polytech. Inst., Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer, Polytech. Inst., Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109897442","display_name":"Michael Chu","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Chu","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA","Rensselaer, Polytech. Inst., Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer, Polytech. Inst., Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006606114","display_name":"A. Gutin","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexey Gutin","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA","Rensselaer, Polytech. Inst., Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer, Polytech. Inst., Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113702863","display_name":"Russell P. Kraft","orcid":null},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Russell P. Kraft","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA","Rensselaer, Polytech. Inst., Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer, Polytech. Inst., Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038903084","display_name":"J. F. McDonald","orcid":"https://orcid.org/0000-0003-1058-6845"},"institutions":[{"id":"https://openalex.org/I165799507","display_name":"Rensselaer Polytechnic Institute","ror":"https://ror.org/01rtyzb94","country_code":"US","type":"education","lineage":["https://openalex.org/I165799507"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John F. McDonald","raw_affiliation_strings":["Rensselaer Polytechnic Institute, Troy, NY, USA","Rensselaer, Polytech. Inst., Troy, NY, USA"],"affiliations":[{"raw_affiliation_string":"Rensselaer Polytechnic Institute, Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]},{"raw_affiliation_string":"Rensselaer, Polytech. Inst., Troy, NY, USA","institution_ids":["https://openalex.org/I165799507"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5040936421"],"corresponding_institution_ids":["https://openalex.org/I165799507"],"apc_list":null,"apc_paid":null,"fwci":0.3065,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58807877,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"61","issue":"3","first_page":"178","last_page":"182"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8580664396286011},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6744128465652466},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6112754344940186},{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.5710320472717285},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5538470149040222},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.5319868326187134},{"id":"https://openalex.org/keywords/heterojunction-bipolar-transistor","display_name":"Heterojunction bipolar transistor","score":0.5185499787330627},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5089070796966553},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.43742311000823975},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.402967631816864},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.393955260515213},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.27918338775634766},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2759149670600891},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26061543822288513},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19453391432762146},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.16099664568901062},{"id":"https://openalex.org/keywords/bipolar-junction-transistor","display_name":"Bipolar junction transistor","score":0.13172537088394165},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.12928900122642517},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.11990085244178772},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11378279328346252},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.0801725685596466}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8580664396286011},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6744128465652466},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6112754344940186},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.5710320472717285},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5538470149040222},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.5319868326187134},{"id":"https://openalex.org/C173408217","wikidata":"https://www.wikidata.org/wiki/Q1428898","display_name":"Heterojunction bipolar transistor","level":5,"score":0.5185499787330627},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5089070796966553},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.43742311000823975},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.402967631816864},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.393955260515213},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.27918338775634766},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2759149670600891},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26061543822288513},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19453391432762146},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.16099664568901062},{"id":"https://openalex.org/C23061349","wikidata":"https://www.wikidata.org/wiki/Q188946","display_name":"Bipolar junction transistor","level":4,"score":0.13172537088394165},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.12928900122642517},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.11990085244178772},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11378279328346252},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0801725685596466},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2013.2296119","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2013.2296119","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W616012503","https://openalex.org/W1963644100","https://openalex.org/W1975272115","https://openalex.org/W2038043311","https://openalex.org/W2144046036","https://openalex.org/W2150871235","https://openalex.org/W2158540919","https://openalex.org/W2160598479","https://openalex.org/W2164884705","https://openalex.org/W4242718483","https://openalex.org/W6659906163","https://openalex.org/W6682228312"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W2356166161","https://openalex.org/W1969937427","https://openalex.org/W1482836228","https://openalex.org/W4281749670","https://openalex.org/W2130533867","https://openalex.org/W3144620029","https://openalex.org/W2014882201","https://openalex.org/W2392960441","https://openalex.org/W1481325523"],"abstract_inverted_index":{"The":[0,34,83,103],"time":[1],"needed":[2],"for":[3,29],"processing":[4,30],"serial":[5,32],"code":[6],"in":[7,41,68,89],"programs":[8],"has":[9,96,107],"become":[10],"the":[11,38,50,55,60,134,138],"performance":[12],"bottleneck":[13],"of":[14,54,62,100,141],"multicore":[15],"computer":[16],"systems":[17],"according":[18],"to":[19,45],"Amdahl's":[20],"law.":[21],"A":[22],"high-speed":[23,64],"clock":[24],"rate":[25],"processor":[26],"is":[27,37,87],"essential":[28],"this":[31,142],"code.":[33],"register":[35,65,85,143],"file":[36,66,86],"core":[39],"component":[40],"high-performance":[42],"processors":[43,70],"due":[44],"its":[46],"direct":[47],"impact":[48],"on":[49],"cycle":[51],"per":[52],"instruction":[53],"CPU.":[56],"This":[57],"brief":[58],"presents":[59],"design":[61],"a":[63,97],"used":[67],"high-clock-rate":[69],"that":[71],"use":[72],"SiGe":[73],"heterojunction":[74],"bipolar":[75],"transistor":[76],"BiCMOS":[77,91],"technology":[78,94,130],"and":[79,95],"current-mode":[80],"logic-style":[81],"circuits.":[82],"demonstrated":[84],"fabricated":[88],"IBM":[90],"0.13-":[92],"\u03bcm":[93],"measured":[98],"frequency":[99,106],"18.4":[101],"GHz.":[102],"highest":[104],"operational":[105],"been":[108],"simulated":[109],"at":[110,117],"27":[111],"GHz":[112],"using":[113],"layout":[114],"extracted":[115],"simulation":[116],"85":[118],"<sup":[119],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[120],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u00b0</sup>":[121],"C":[122],"after":[123],"adopting":[124],"improved":[125],"pipeline":[126],"structures.":[127],"Further":[128],"advanced":[129],"(8XP)":[131],"can":[132],"improve":[133],"speed":[135],"or":[136],"reduce":[137],"power":[139],"consumption":[140],"file.":[144]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}