{"id":"https://openalex.org/W2065458417","doi":"https://doi.org/10.1109/tcsii.2013.2268346","title":"An Efficient Technique to Protect Serial Shift Registers Against Soft Errors","display_name":"An Efficient Technique to Protect Serial Shift Registers Against Soft Errors","publication_year":2013,"publication_date":"2013-07-09","ids":{"openalex":"https://openalex.org/W2065458417","doi":"https://doi.org/10.1109/tcsii.2013.2268346","mag":"2065458417"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2013.2268346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2013.2268346","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["Universidad Antonio de Nebrija, Madrid, Spain","Univ. Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"Univ. Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074611037","display_name":"O. Ruano","orcid":"https://orcid.org/0000-0001-8275-1745"},"institutions":[{"id":"https://openalex.org/I232005693","display_name":"Universidad Francisco de Vitoria","ror":"https://ror.org/03ha64j07","country_code":"ES","type":"education","lineage":["https://openalex.org/I232005693"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Oscar Ruano","raw_affiliation_strings":["Universidad Francisco de Vitoria, Madrid, Spain","University Francisco de Vitoria, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Francisco de Vitoria, Madrid, Spain","institution_ids":["https://openalex.org/I232005693"]},{"raw_affiliation_string":"University Francisco de Vitoria, Madrid, Spain","institution_ids":["https://openalex.org/I232005693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014330907","display_name":"Mark F. Flanagan","orcid":"https://orcid.org/0000-0001-6552-7020"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Mark F. Flanagan","raw_affiliation_strings":["University College Dublin, Dublin, Ireland","Univ. Coll. Dublin, Dublin, Ireland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"Univ. Coll. Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010562631","display_name":"Salvatore Pontarelli","orcid":"https://orcid.org/0000-0002-3626-6404"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Pontarelli","raw_affiliation_strings":["University of Rome Tor Vergata, Rome, Italy","Univ. of Rome Tor Vergata, Rome, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"Univ. of Rome Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044495372","display_name":"Juan Antonio Maestro","orcid":"https://orcid.org/0000-0001-7133-9026"},"institutions":[{"id":"https://openalex.org/I3020445194","display_name":"Universidad Nebrija","ror":"https://ror.org/03tzyrt94","country_code":"ES","type":"education","lineage":["https://openalex.org/I3020445194"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan A. Maestro","raw_affiliation_strings":["Universidad Antonio de Nebrija, Madrid, Spain","Univ. Antonio de Nebrija, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidad Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]},{"raw_affiliation_string":"Univ. Antonio de Nebrija, Madrid, Spain","institution_ids":["https://openalex.org/I3020445194"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9395,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.78670163,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"60","issue":"8","first_page":"512","last_page":"516"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7944735884666443},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6538697481155396},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.6533066034317017},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.640470027923584},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5303319692611694},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.5040380358695984},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3837912678718567},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37720704078674316},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3290787637233734},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.15475735068321228},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11364057660102844},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1006203293800354}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7944735884666443},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6538697481155396},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.6533066034317017},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.640470027923584},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5303319692611694},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.5040380358695984},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3837912678718567},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37720704078674316},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3290787637233734},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.15475735068321228},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11364057660102844},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1006203293800354},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsii.2013.2268346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2013.2268346","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/ab6931b0-f2d5-4823-9871-5da995b0a02c","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=84882816626&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Reviriego , P , Ruano , O , Flanagan , M F , Pontarelli , S & Maestro , J A 2013 , ' An efficient technique to protect serial shift registers against soft errors ' , IEEE Transactions on Circuits and Systems II: Express Briefs , vol. 60 , no. 8 , 6553611 , pp. 512-516 . https://doi.org/10.1109/TCSII.2013.2268346","raw_type":"article"},{"id":"pmh:oai:research-information.bris.ac.uk:publications/ab6931b0-f2d5-4823-9871-5da995b0a02c","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/ab6931b0-f2d5-4823-9871-5da995b0a02c","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Reviriego, P, Ruano, O, Flanagan, M F, Pontarelli, S & Maestro, J A 2013, 'An efficient technique to protect serial shift registers against soft errors', IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 60, no. 8, 6553611, pp. 512-516. https://doi.org/10.1109/TCSII.2013.2268346","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1489489324","https://openalex.org/W1974286145","https://openalex.org/W1977899801","https://openalex.org/W2025474944","https://openalex.org/W2052061068","https://openalex.org/W2062470986","https://openalex.org/W2083613288","https://openalex.org/W2100243999","https://openalex.org/W2112306330","https://openalex.org/W2125139996","https://openalex.org/W2126892355","https://openalex.org/W2130511903","https://openalex.org/W2133310998","https://openalex.org/W2145822939","https://openalex.org/W2152652532","https://openalex.org/W2156339821","https://openalex.org/W2156936759","https://openalex.org/W2160451204","https://openalex.org/W2160776998","https://openalex.org/W2164321145","https://openalex.org/W2165787034","https://openalex.org/W2535928230"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W3008821054","https://openalex.org/W2759696718","https://openalex.org/W2359816675","https://openalex.org/W1749592617","https://openalex.org/W2491217195","https://openalex.org/W4210531477","https://openalex.org/W2537369590","https://openalex.org/W2603119174"],"abstract_inverted_index":{"This":[0,47],"brief":[1],"presents":[2],"a":[3,57,71,115,122,164,177],"technique":[4,110],"to":[5,93,104,132],"efficiently":[6],"correct":[7,105,144],"single":[8,58,146],"soft":[9,147],"errors":[10],"in":[11,51,74,114,121,155],"serial":[12],"shift":[13,23,183],"registers.":[14,184],"The":[15,108,149,169],"proposed":[16,109,138,153],"scheme":[17],"uses":[18],"two":[19],"copies":[20,40],"of":[21,36,38,136,151,157,179],"the":[22,34,39,68,75,87,95,100,106,134,137,152],"register.":[24],"To":[25],"achieve":[26],"error":[27,55,73,88,101],"correction,":[28],"data":[29],"are":[30,42],"convolutionally":[31],"encoded":[32],"at":[33,44],"input":[35],"one":[37,84],"and":[41,119],"decoded":[43],"its":[45,62,80],"output.":[46],"processing":[48],"ensures":[49],"that":[50,52,97,141],"copy,":[53],"any":[54],"affecting":[56],"bit":[59],"will":[60,78],"corrupt":[61,79],"output":[63,81],"for":[64,83,181],"multiple":[65],"cycles.":[66],"On":[67],"other":[69],"hand,":[70],"single-bit":[72],"original":[76],"copy":[77,96],"only":[82],"cycle.":[85],"Therefore,":[86],"patterns":[89],"can":[90,143],"be":[91],"used":[92,131],"identify":[94],"has":[98,111,129,160],"suffered":[99],"and,":[102],"consequently,":[103],"error.":[107],"been":[112,130,161],"implemented":[113,120],"Hardware":[116],"Description":[117],"Language":[118],"45-nm":[123],"library.":[124],"A":[125],"fault":[126],"injection":[127],"tool":[128],"evaluate":[133],"effectiveness":[135],"scheme,":[139],"showing":[140],"it":[142],"all":[145],"errors.":[148],"cost":[150,173],"approach":[154,176],"terms":[156],"circuit":[158],"area":[159],"compared":[162],"with":[163],"traditional":[165],"triple-modular":[166],"redundancy":[167],"implementation.":[168],"results":[170],"show":[171],"significant":[172],"reductions,":[174],"which":[175],"factor":[178],"33%":[180],"large":[182]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}