{"id":"https://openalex.org/W2154552526","doi":"https://doi.org/10.1109/tcsii.2013.2268335","title":"A Memory-Efficient Scalable Architecture for Lifting-Based Discrete Wavelet Transform","display_name":"A Memory-Efficient Scalable Architecture for Lifting-Based Discrete Wavelet Transform","publication_year":2013,"publication_date":"2013-07-04","ids":{"openalex":"https://openalex.org/W2154552526","doi":"https://doi.org/10.1109/tcsii.2013.2268335","mag":"2154552526"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2013.2268335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2013.2268335","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036244583","display_name":"Yusong Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Yusong Hu","raw_affiliation_strings":["Integrated System Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Integrated System Research Laboratory, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018516888","display_name":"Ching Chuen Jong","orcid":"https://orcid.org/0000-0003-1178-9062"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Ching Chuen Jong","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","Chool of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Chool of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5036244583"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":3.2659,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.93406167,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"60","issue":"8","first_page":"502","last_page":"506"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11659","display_name":"Advanced Image Fusion Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7767102718353271},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6466532945632935},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5592994689941406},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5026788711547852},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.479109525680542},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.47874802350997925},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.47631630301475525},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.46237891912460327},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4425649642944336},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41874125599861145},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.41405755281448364},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.26471906900405884},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2643880248069763},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15797865390777588}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7767102718353271},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6466532945632935},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5592994689941406},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5026788711547852},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.479109525680542},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.47874802350997925},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.47631630301475525},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.46237891912460327},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4425649642944336},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41874125599861145},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.41405755281448364},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.26471906900405884},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2643880248069763},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15797865390777588},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2013.2268335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2013.2268335","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:dr.ntu.edu.sg:10356/102401","is_oa":false,"landing_page_url":"http://hdl.handle.net/10220/16815","pdf_url":null,"source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1983431527","https://openalex.org/W1998272579","https://openalex.org/W2003730156","https://openalex.org/W2015370045","https://openalex.org/W2015954882","https://openalex.org/W2041862412","https://openalex.org/W2078240618","https://openalex.org/W2095108105","https://openalex.org/W2098917313","https://openalex.org/W2101308599","https://openalex.org/W2107388576","https://openalex.org/W2110744857","https://openalex.org/W2130260887","https://openalex.org/W2132984323","https://openalex.org/W2138453916","https://openalex.org/W2142076542","https://openalex.org/W2144305217","https://openalex.org/W2155406560","https://openalex.org/W4251101141"],"related_works":["https://openalex.org/W3048967625","https://openalex.org/W2296275612","https://openalex.org/W4248614727","https://openalex.org/W2612506697","https://openalex.org/W4321458411","https://openalex.org/W2168550483","https://openalex.org/W1979384060","https://openalex.org/W2934889147","https://openalex.org/W2119473230","https://openalex.org/W3011604058"],"abstract_inverted_index":{"In":[0],"this":[1],"brief,":[2],"we":[3],"propose":[4],"a":[5,26,99,119],"new":[6],"parallel":[7],"lifting-based":[8],"2-D":[9],"DWT":[10],"architecture":[11,85,97],"with":[12,25,78],"high":[13],"memory":[14,21,35],"efficiency":[15,22],"and":[16,37,112,138,145,148,152],"short":[17],"critical":[18],"path.":[19],"The":[20,115],"is":[23,163],"achieved":[24],"novel":[27],"scanning":[28],"method":[29],"that":[30,124],"enables":[31],"tradeoff":[32],"of":[33,46,65,101,107],"external":[34],"bandwidth":[36],"on-chip":[38],"memory.":[39,88],"Based":[40],"on":[41],"the":[42,47,59,67,74,79,83,95,131,155,159],"data":[43],"flow":[44],"graph":[45],"flipped":[48],"lifting":[49],"algorithm,":[50],"processing":[51],"units":[52],"(PUs)":[53],"are":[54],"developed":[55],"for":[56,157],"maximally":[57],"utilizing":[58],"inherent":[60],"parallelism.":[61],"With":[62],"S":[63,141],"number":[64],"PUs,":[66],"throughput":[68],"can":[69],"be":[70],"scaled":[71],"while":[72],"keeping":[73],"latency":[75],"constant.":[76],"Compared":[77],"best":[80,132],"existing":[81,133],"architecture,":[82],"proposed":[84,96],"requires":[86],"less":[87],"For":[89],"an":[90],"N":[91,93],"\u00d7":[92],"image,":[94],"consumes":[98],"total":[100],"only":[102],"3N":[103],"+":[104],"24S":[105],"words":[106],"transposition":[108],"memory,":[109,111],"temporal":[110],"pipeline":[113],"registers.":[114],"synthesized":[116],"results":[117],"in":[118],"90-nm":[120],"CMOS":[121],"process":[122],"show":[123],"it":[125],"achieves":[126],"better":[127],"area-delay":[128],"products":[129],"than":[130],"design":[134],"by":[135,149],"32.3%,":[136],"31.5%,":[137],"27.0%":[139],"when":[140,154],"=":[142],"2,":[143],"4,":[144],"8,":[146],"respectively,":[147],"26%,":[150,151],"22%":[153],"overhead":[156],"buffering":[158],"required":[160],"overlapped":[161],"pixels":[162],"taken":[164],"into":[165],"account.":[166]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}