{"id":"https://openalex.org/W2003633846","doi":"https://doi.org/10.1109/tcsii.2013.2261173","title":"Flip-Flops for Accurate Multiphase Clocking: Transmission Gate Versus Current Mode Logic","display_name":"Flip-Flops for Accurate Multiphase Clocking: Transmission Gate Versus Current Mode Logic","publication_year":2013,"publication_date":"2013-05-27","ids":{"openalex":"https://openalex.org/W2003633846","doi":"https://doi.org/10.1109/tcsii.2013.2261173","mag":"2003633846"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2013.2261173","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2013.2261173","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ris.utwente.nl/ws/files/6723323/R.Dutta_IEEE_Transactions_on_circuits_and_Systems_11.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110266951","display_name":"Ramen Dutta","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Ramen Dutta","raw_affiliation_strings":["IC Design group, University of Twente, AE Enschede, The Netherlands","IC-Design group, Univ. of Twente, Enschede, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design group, University of Twente, AE Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"IC-Design group, Univ. of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023038843","display_name":"Eric A.M. Klumperink","orcid":"https://orcid.org/0000-0003-2487-8996"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Eric Klumperink","raw_affiliation_strings":["IC Design group, University of Twente, AE Enschede, The Netherlands","IC-Design group, Univ. of Twente, Enschede, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design group, University of Twente, AE Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"IC-Design group, Univ. of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049999335","display_name":"Xiang Gao","orcid":"https://orcid.org/0000-0003-2890-061X"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Xiang Gao","raw_affiliation_strings":["IC Design group, University of Twente, AE Enschede, The Netherlands","IC-Design group, Univ. of Twente, Enschede, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design group, University of Twente, AE Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"IC-Design group, Univ. of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111565667","display_name":"Zhiyu Ru","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Zhiyu Ru","raw_affiliation_strings":["IC Design group, University of Twente, AE Enschede, The Netherlands","IC-Design group, Univ. of Twente, Enschede, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design group, University of Twente, AE Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"IC-Design group, Univ. of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060057637","display_name":"Ronan van der Zee","orcid":"https://orcid.org/0000-0002-2806-6525"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Ronan van der Zee","raw_affiliation_strings":["IC Design group, University of Twente, AE Enschede, The Netherlands","IC-Design group, Univ. of Twente, Enschede, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design group, University of Twente, AE Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"IC-Design group, Univ. of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035402438","display_name":"Bram Nauta","orcid":"https://orcid.org/0000-0001-6790-5873"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Bram Nauta","raw_affiliation_strings":["IC Design group, University of Twente, AE Enschede, The Netherlands","IC-Design group, Univ. of Twente, Enschede, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Design group, University of Twente, AE Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"IC-Design group, Univ. of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":0.4697,"has_fulltext":true,"cited_by_count":9,"citation_normalized_percentile":{"value":0.67887678,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"60","issue":"7","first_page":"422","last_page":"426"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.815092921257019},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7496830821037292},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6070811748504639},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5883106589317322},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5662244558334351},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.5168614983558655},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.4462856650352478},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44382405281066895},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4394320547580719},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34506624937057495},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.28817200660705566},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27224594354629517},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2629976272583008},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.1549147367477417},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.09951180219650269}],"concepts":[{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.815092921257019},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7496830821037292},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6070811748504639},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5883106589317322},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5662244558334351},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.5168614983558655},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.4462856650352478},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44382405281066895},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4394320547580719},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34506624937057495},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.28817200660705566},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27224594354629517},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2629976272583008},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.1549147367477417},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.09951180219650269},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2013.2261173","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2013.2261173","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:ris.utwente.nl:openaire/228c98ca-133d-40df-9768-c21b944b039d","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/228c98ca-133d-40df-9768-c21b944b039d","pdf_url":"https://ris.utwente.nl/ws/files/6723323/R.Dutta_IEEE_Transactions_on_circuits_and_Systems_11.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Dutta, R, Klumperink, E, Gao, X, Ru, Z, van der Zee, R & Nauta, B 2013, 'Flip-Flops for accurate multiphase clocking : transmission gate versus current mode logic', IEEE transactions on circuits and systems II: express briefs, vol. 60, no. 7, pp. 422-426. https://doi.org/10.1109/TCSII.2013.2261173","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:openaire/228c98ca-133d-40df-9768-c21b944b039d","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/228c98ca-133d-40df-9768-c21b944b039d","pdf_url":"https://ris.utwente.nl/ws/files/6723323/R.Dutta_IEEE_Transactions_on_circuits_and_Systems_11.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Dutta, R, Klumperink, E, Gao, X, Ru, Z, van der Zee, R & Nauta, B 2013, 'Flip-Flops for accurate multiphase clocking : transmission gate versus current mode logic', IEEE transactions on circuits and systems II: express briefs, vol. 60, no. 7, pp. 422-426. https://doi.org/10.1109/TCSII.2013.2261173","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2003633846.pdf","grobid_xml":"https://content.openalex.org/works/W2003633846.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W1495418540","https://openalex.org/W1981230256","https://openalex.org/W2003759426","https://openalex.org/W2048684713","https://openalex.org/W2097595293","https://openalex.org/W2098317737","https://openalex.org/W2102203232","https://openalex.org/W2109195618","https://openalex.org/W2116880695","https://openalex.org/W2119119508","https://openalex.org/W2140281076","https://openalex.org/W2148789056","https://openalex.org/W2157765005","https://openalex.org/W2161911183","https://openalex.org/W3103339143"],"related_works":["https://openalex.org/W2121182846","https://openalex.org/W2315668284","https://openalex.org/W2262031297","https://openalex.org/W2733322820","https://openalex.org/W2482318635","https://openalex.org/W2020161494","https://openalex.org/W2045056374","https://openalex.org/W2298981088","https://openalex.org/W2163601309","https://openalex.org/W2017411688"],"abstract_inverted_index":{"Dynamic":[0],"transmission":[1],"gate":[2],"(DTG)":[3],"flip-flops":[4],"(FFs)":[5],"(DTG-FFs)":[6],"and":[7,38,47,65,76,96],"current":[8],"mode":[9],"logic":[10],"(CML)":[11],"FFs":[12],"(CML-FFs)":[13],"are":[14,56],"compared":[15,102],"targeting":[16],"power":[17,48],"efficient":[18],"multiphase":[19,32],"clock":[20,33],"generation":[21],"with":[22,92],"low":[23],"phase":[24],"error.":[25],"The":[26,86],"effect":[27],"of":[28,43],"component":[29],"mismatches":[30],"on":[31],"timing":[34],"inaccuracies":[35],"is":[36],"modeled":[37],"compared,":[39],"using":[40],"the":[41,60,70,74],"product":[42],"mismatch-induced":[44],"jitter":[45],"variance":[46],"consumption":[49],"as":[50],"a":[51,81,98],"figure-of-merit":[52],"(FOM).":[53],"Analytical":[54],"equations":[55,75],"derived":[57],"to":[58,103],"estimate":[59],"jitter-power":[61],"FOM":[62,83],"for":[63,89,97],"DTG-FF-":[64],"CML-FF-based":[66],"dividers.":[67],"Simulations":[68],"confirm":[69],"trends":[71],"predicted":[72],"by":[73],"show":[77],"that":[78],"DTG-FFs":[79],"achieve":[80],"better":[82],"than":[84],"CML-FFs.":[85],"advantage":[87],"increases":[88],"CMOS":[90],"processes":[91],"smaller":[93],"feature":[94],"size":[95],"lower":[99],"input":[100],"frequency":[101],"fT.":[104]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}