{"id":"https://openalex.org/W1987995081","doi":"https://doi.org/10.1109/tcsii.2013.2251974","title":"A Novel VLSI DHT Algorithm for a Highly Modular and Parallel Architecture","display_name":"A Novel VLSI DHT Algorithm for a Highly Modular and Parallel Architecture","publication_year":2013,"publication_date":"2013-03-27","ids":{"openalex":"https://openalex.org/W1987995081","doi":"https://doi.org/10.1109/tcsii.2013.2251974","mag":"1987995081"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2013.2251974","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2013.2251974","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009246558","display_name":"Doru Florin Chiper","orcid":"https://orcid.org/0000-0002-3322-4663"},"institutions":[{"id":"https://openalex.org/I4210108695","display_name":"Gheorghe Asachi Technical University of Ia\u0219i","ror":"https://ror.org/014zxnz40","country_code":"RO","type":"education","lineage":["https://openalex.org/I4210108695"]}],"countries":["RO"],"is_corresponding":true,"raw_author_name":"Doru Florin Chiper","raw_affiliation_strings":["Department of Applied Electronics, &#x201C;Gheorghe Asachi&#x201D; Technical University of Iasi, Iasi, Romania","Dept. of Appl. Electron., Gheorghe Asachi Tech. Univ. of Iasi, Iasi, Romania"],"affiliations":[{"raw_affiliation_string":"Department of Applied Electronics, &#x201C;Gheorghe Asachi&#x201D; Technical University of Iasi, Iasi, Romania","institution_ids":["https://openalex.org/I4210108695"]},{"raw_affiliation_string":"Dept. of Appl. Electron., Gheorghe Asachi Tech. Univ. of Iasi, Iasi, Romania","institution_ids":["https://openalex.org/I4210108695"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5009246558"],"corresponding_institution_ids":["https://openalex.org/I4210108695"],"apc_list":null,"apc_paid":null,"fwci":1.5185,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.83985458,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"60","issue":"5","first_page":"282","last_page":"286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.14980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.14980000257492065,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.08049999922513962,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10742","display_name":"Peer-to-Peer Network Technologies","score":0.06019999831914902,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8311547040939331},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7076898217201233},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6851141452789307},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6740942597389221},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5591052770614624},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.512677788734436},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3599868416786194},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32663798332214355},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.32586193084716797},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2395002841949463},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19202670454978943},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06829801201820374},{"id":"https://openalex.org/keywords/art","display_name":"Art","score":0.04791367053985596}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8311547040939331},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7076898217201233},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6851141452789307},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6740942597389221},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5591052770614624},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.512677788734436},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3599868416786194},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32663798332214355},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.32586193084716797},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2395002841949463},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19202670454978943},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06829801201820374},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.04791367053985596},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2013.2251974","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2013.2251974","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1536599844","https://openalex.org/W1971118267","https://openalex.org/W1987749340","https://openalex.org/W2028911956","https://openalex.org/W2109329349","https://openalex.org/W2111431579","https://openalex.org/W2125395405","https://openalex.org/W2125914648","https://openalex.org/W2126432053","https://openalex.org/W2128840872","https://openalex.org/W2132897414","https://openalex.org/W2142853511","https://openalex.org/W2148557176","https://openalex.org/W2150242052","https://openalex.org/W2151239303","https://openalex.org/W2151736888","https://openalex.org/W2152361693","https://openalex.org/W2153406790","https://openalex.org/W2154656381","https://openalex.org/W2154807244","https://openalex.org/W2160989203","https://openalex.org/W2165170319","https://openalex.org/W2165261253"],"related_works":["https://openalex.org/W2532917096","https://openalex.org/W1513409726","https://openalex.org/W2383828164","https://openalex.org/W2793624581","https://openalex.org/W1483479335","https://openalex.org/W1664534452","https://openalex.org/W396164270","https://openalex.org/W124606251","https://openalex.org/W2542209717","https://openalex.org/W1997145140"],"abstract_inverted_index":{"A":[0],"new":[1],"very":[2,119],"large":[3],"scale":[4],"integration":[5],"(VLSI)":[6],"algorithm":[7,40,57,88],"for":[8,61],"a":[9,25,33,132],"2":[10],"<i":[11],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[12],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">N</i>":[13],"-length":[14],"discrete":[15],"Hartley":[16],"transform":[17],"(DHT)":[18],"that":[19,49,66,92,113,123],"can":[20,41,50,67,94,134],"be":[21,42,51,68,135],"efficiently":[22,43,95,136],"implemented":[23,137],"on":[24,45],"highly":[26,78],"modular":[27],"and":[28,89],"parallel":[29,47,79],"VLSI":[30,80],"architecture":[31],"having":[32],"regular":[34],"structure":[35],"is":[36,58,118],"presented.":[37],"The":[38],"DHT":[39],"split":[44],"several":[46],"parts":[48],"executed":[52],"concurrently.":[53],"Moreover,":[54,128],"the":[55,62,73,77,83,86,90,97,100,103,106,114,125,129],"proposed":[56,87],"well":[59],"suited":[60],"subexpression":[63],"sharing":[64],"technique":[65],"used":[69],"to":[70],"significantly":[71,110],"reduce":[72],"hardware":[74],"complexity":[75],"of":[76,85,105,116,124],"implementation.":[81],"Using":[82],"advantages":[84],"fact":[91],"we":[93],"share":[96],"multipliers":[98,107,117,130],"with":[99,122,131],"same":[101],"constant,":[102],"number":[104,115],"has":[108],"been":[109],"reduced":[111],"such":[112],"small":[120],"comparing":[121],"existing":[126],"algorithms.":[127],"constant":[133],"in":[138],"VLSI.":[139]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2026-03-03T08:47:05.690250","created_date":"2025-10-10T00:00:00"}