{"id":"https://openalex.org/W1989046774","doi":"https://doi.org/10.1109/tcsii.2012.2234992","title":"A QDR-Based 6-GB/s Parallel Transceiver With Current-Regulated Voltage-Mode Output Driver and Byte CDR for Memory Interface","display_name":"A QDR-Based 6-GB/s Parallel Transceiver With Current-Regulated Voltage-Mode Output Driver and Byte CDR for Memory Interface","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W1989046774","doi":"https://doi.org/10.1109/tcsii.2012.2234992","mag":"1989046774"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2012.2234992","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2012.2234992","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067809865","display_name":"Seon\u2010Kyoo Lee","orcid":"https://orcid.org/0009-0001-9349-8615"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seon-Kyoo Lee","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","[Dept. of Electrical Eng., Pohang University of Science and Technology (POSTECH), Pohang, Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"[Dept. of Electrical Eng., Pohang University of Science and Technology (POSTECH), Pohang, Korea]","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052722005","display_name":"Byungsub Kim","orcid":"https://orcid.org/0000-0003-1528-6235"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byungsub Kim","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","[Dept. of Electrical Eng., Pohang University of Science and Technology (POSTECH), Pohang, Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"[Dept. of Electrical Eng., Pohang University of Science and Technology (POSTECH), Pohang, Korea]","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103066003","display_name":"Hong-June Park","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hong-June Park","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","[Dept. of Electrical Eng., Pohang University of Science and Technology (POSTECH), Pohang, Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"[Dept. of Electrical Eng., Pohang University of Science and Technology (POSTECH), Pohang, Korea]","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111703626","display_name":"Jae-Yoon Sim","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Yoon Sim","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","[Dept. of Electrical Eng., Pohang University of Science and Technology (POSTECH), Pohang, Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]},{"raw_affiliation_string":"[Dept. of Electrical Eng., Pohang University of Science and Technology (POSTECH), Pohang, Korea]","institution_ids":["https://openalex.org/I123900574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I123900574"],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.61343683,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"60","issue":"2","first_page":"91","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.8402199149131775},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6055690050125122},{"id":"https://openalex.org/keywords/byte","display_name":"Byte","score":0.5752918720245361},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5562046766281128},{"id":"https://openalex.org/keywords/gigabit","display_name":"Gigabit","score":0.5366238355636597},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5344146490097046},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.48010873794555664},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.46501901745796204},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.46273431181907654},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4369737207889557},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.43161740899086},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4171425700187683},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41626566648483276},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3691043257713318},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23797938227653503},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.21645942330360413},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.21607130765914917},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.19838961958885193},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.18209177255630493},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.1210678219795227},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10751998424530029}],"concepts":[{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.8402199149131775},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6055690050125122},{"id":"https://openalex.org/C43364308","wikidata":"https://www.wikidata.org/wiki/Q8799","display_name":"Byte","level":2,"score":0.5752918720245361},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5562046766281128},{"id":"https://openalex.org/C21922175","wikidata":"https://www.wikidata.org/wiki/Q3105497","display_name":"Gigabit","level":2,"score":0.5366238355636597},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5344146490097046},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.48010873794555664},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.46501901745796204},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.46273431181907654},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4369737207889557},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.43161740899086},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4171425700187683},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41626566648483276},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3691043257713318},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23797938227653503},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.21645942330360413},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.21607130765914917},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.19838961958885193},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.18209177255630493},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.1210678219795227},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10751998424530029},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2012.2234992","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2012.2234992","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/14577","is_oa":false,"landing_page_url":"https://oasis.postech.ac.kr/handle/2014.oak/14577","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7799999713897705,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2058199955","https://openalex.org/W2060005501","https://openalex.org/W2086096252","https://openalex.org/W2104660976","https://openalex.org/W2115278151","https://openalex.org/W2135196523","https://openalex.org/W2166984288","https://openalex.org/W2179481090","https://openalex.org/W3081957224","https://openalex.org/W6665144040","https://openalex.org/W6672169799"],"related_works":["https://openalex.org/W1989703526","https://openalex.org/W2169580068","https://openalex.org/W2054088497","https://openalex.org/W2798426149","https://openalex.org/W4234941684","https://openalex.org/W2755363281","https://openalex.org/W2088147672","https://openalex.org/W2108509255","https://openalex.org/W3127036230","https://openalex.org/W2166111404"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"an":[3],"8-bit":[4],"parallel":[5],"transceiver":[6],"for":[7],"low-power":[8,49],"memory":[9],"interface":[10],"with":[11,55,95],"a":[12,17,30,61,66,85,89,96,102],"current-regulated":[13],"voltage-mode":[14,50],"driver":[15],"and":[16,19,26],"clock":[18],"data":[20,90],"recovery":[21,25,74],"performing":[22],"both":[23],"bit":[24,97],"byte":[27],"alignment.":[28],"Sharing":[29],"current":[31],"source":[32],"by":[33],"output":[34],"drivers":[35],"enables":[36],"voltage":[37],"swing":[38],"control":[39],"without":[40],"any":[41],"regulator":[42],"circuit":[43],"while":[44],"holding":[45],"the":[46,53],"benefits":[47],"of":[48,92,100,105],"driving.":[51],"In":[52],"receiver,":[54],"only":[56],"one":[57],"phase":[58,73,79],"rotator":[59],"in":[60,70,84],"globally":[62],"shared":[63],"phase-locked":[64],"loop,":[65],"narrow-range":[67],"delay":[68],"line":[69],"each":[71],"deskewing":[72],"loop":[75],"effectively":[76],"performs":[77],"seamless":[78],"adjustment.":[80],"The":[81],"transceiver,":[82],"implemented":[83],"90-nm":[86],"CMOS,":[87],"shows":[88],"rate":[91,99],"6":[93],"Gbit/s/ch":[94],"error":[98],"10-12and":[101],"power":[103],"consumption":[104],"2.8":[106],"mW/Gbit/s.":[107]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}