{"id":"https://openalex.org/W2050017872","doi":"https://doi.org/10.1109/tcsii.2012.2234872","title":"A 10-Mbps 0.8-pJ/bit Referenceless Clock and Data Recovery Circuit for Optically Controlled Neural Interface System","display_name":"A 10-Mbps 0.8-pJ/bit Referenceless Clock and Data Recovery Circuit for Optically Controlled Neural Interface System","publication_year":2013,"publication_date":"2013-01-01","ids":{"openalex":"https://openalex.org/W2050017872","doi":"https://doi.org/10.1109/tcsii.2012.2234872","mag":"2050017872"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2012.2234872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2012.2234872","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007028336","display_name":"Sunkwon Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sunkwon Kim","raw_affiliation_strings":["Department of Electrical Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109094833","display_name":"Jong\u2010Kwan Woo","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan\u2013Ann Arbor","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]},{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Jong-Kwan Woo","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","Department of Electrical Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Department of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101130490","display_name":"Woo-Yeol Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Woo-Yeol Shin","raw_affiliation_strings":["Department of Electrical Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046116005","display_name":"Gi-Moon Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gi-Moon Hong","raw_affiliation_strings":["Department of Electrical Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084141207","display_name":"Hyongmin Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyongmin Lee","raw_affiliation_strings":["Department of Electrical Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069580722","display_name":"Hyunjoong Lee","orcid":"https://orcid.org/0000-0002-9678-7201"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyunjoong Lee","raw_affiliation_strings":["Department of Electrical Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080332152","display_name":"Suhwan Kim","orcid":"https://orcid.org/0000-0001-9107-2963"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Suhwan Kim","raw_affiliation_strings":["Department of Electrical Engineering, Seoul National University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5007028336"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.27617017,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.55652596,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"60","issue":"1","first_page":"6","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},"topics":[{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/relaxation-oscillator","display_name":"Relaxation oscillator","score":0.7987014055252075},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.6797237396240234},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6351249814033508},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6135940551757812},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.6007328629493713},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5120485424995422},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5005073547363281},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4975734055042267},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.4960721433162689},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4795931875705719},{"id":"https://openalex.org/keywords/modulation","display_name":"Modulation (music)","score":0.43513816595077515},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.42513179779052734},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.41476595401763916},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4037284851074219},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35184916853904724},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.3293578028678894},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.28309571743011475},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.25910240411758423},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.16544660925865173},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16417986154556274},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12737271189689636},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.07337751984596252}],"concepts":[{"id":"https://openalex.org/C135854075","wikidata":"https://www.wikidata.org/wiki/Q1421688","display_name":"Relaxation oscillator","level":4,"score":0.7987014055252075},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.6797237396240234},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6351249814033508},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6135940551757812},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.6007328629493713},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5120485424995422},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5005073547363281},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4975734055042267},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.4960721433162689},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4795931875705719},{"id":"https://openalex.org/C123079801","wikidata":"https://www.wikidata.org/wiki/Q750240","display_name":"Modulation (music)","level":2,"score":0.43513816595077515},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.42513179779052734},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.41476595401763916},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4037284851074219},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35184916853904724},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.3293578028678894},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.28309571743011475},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.25910240411758423},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.16544660925865173},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16417986154556274},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12737271189689636},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.07337751984596252},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2012.2234872","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2012.2234872","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W29781625","https://openalex.org/W1601440208","https://openalex.org/W1994112296","https://openalex.org/W2025381630","https://openalex.org/W2068076936","https://openalex.org/W2095812246","https://openalex.org/W2102732633","https://openalex.org/W2113378038","https://openalex.org/W2122073426","https://openalex.org/W2126057508","https://openalex.org/W2126494664","https://openalex.org/W2128544353","https://openalex.org/W2144189213","https://openalex.org/W2145488467","https://openalex.org/W2145645157"],"related_works":["https://openalex.org/W2294981364","https://openalex.org/W2286776167","https://openalex.org/W2052455055","https://openalex.org/W1572462408","https://openalex.org/W4232628459","https://openalex.org/W2161776375","https://openalex.org/W2097015933","https://openalex.org/W2943764824","https://openalex.org/W1985693075","https://openalex.org/W2090237663"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,13,85],"low-voltage":[3],"low-power":[4],"clock":[5,28],"and":[6,17,42,48,70],"data":[7,37,65],"recovery":[8],"(CDR)":[9],"circuit":[10,81],"which":[11,20],"incorporates":[12],"relaxation-based":[14],"voltage-controlled":[15],"oscillator":[16],"clock-edge":[18],"modulation,":[19],"eliminates":[21],"the":[22,80],"need":[23],"for":[24],"an":[25,63],"external":[26],"reference":[27],"without":[29],"allowing":[30],"harmonic":[31],"locking.":[32],"This":[33],"CDR":[34],"supports":[35],"input":[36,64],"rates":[38],"between":[39],"200":[40],"kbps":[41],"10":[43,68],"Mbps":[44,69],"at":[45,54,62],"0.7":[46],"V":[47],"operates":[49],"up":[50],"to":[51],"24":[52],"MHz":[53],"1.0":[55],"V.":[56],"The":[57],"proposed":[58],"design":[59],"consumes":[60],"8":[61],"rate":[66],"of":[67,74],"achieves":[71],"0.8":[72],"pJ/bit":[73],"energy":[75],"per":[76],"bit":[77],"even":[78],"though":[79],"is":[82],"implemented":[83],"in":[84],"0.18-":[86],"\u03bcm":[87],"CMOS":[88],"technology.":[89]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}