{"id":"https://openalex.org/W1994690319","doi":"https://doi.org/10.1109/tcsii.2012.2184380","title":"Low-Voltage CMOS Differential Logic Style With Supply Voltage Approaching Device Threshold","display_name":"Low-Voltage CMOS Differential Logic Style With Supply Voltage Approaching Device Threshold","publication_year":2012,"publication_date":"2012-02-22","ids":{"openalex":"https://openalex.org/W1994690319","doi":"https://doi.org/10.1109/tcsii.2012.2184380","mag":"1994690319"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2012.2184380","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2012.2184380","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100639734","display_name":"Jong-Woo Kim","orcid":"https://orcid.org/0000-0002-8552-3112"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jong-Woo Kim","raw_affiliation_strings":["School of Information and Communication Engineering, Sungkyunkwan University, Gyeonggi, South Korea","School of Information and Communication Eng., Sungkyunkwan Univ., Suwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Communication Engineering, Sungkyunkwan University, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I848706"]},{"raw_affiliation_string":"School of Information and Communication Eng., Sungkyunkwan Univ., Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024295548","display_name":"Jooseong Kim","orcid":"https://orcid.org/0000-0002-9015-8893"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joo-Seong Kim","raw_affiliation_strings":["School of Information and Communication Engineering, Sungkyunkwan University, Gyeonggi, South Korea","School of Information and Communication Eng., Sungkyunkwan Univ., Suwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Communication Engineering, Sungkyunkwan University, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I848706"]},{"raw_affiliation_string":"School of Information and Communication Eng., Sungkyunkwan Univ., Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012892234","display_name":"Bai\u2010Sun Kong","orcid":"https://orcid.org/0000-0002-1077-7038"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Bai-Sun Kong","raw_affiliation_strings":["School of Information and Communication Engineering, Sungkyunkwan University, Gyeonggi, South Korea","School of Information and Communication Eng., Sungkyunkwan Univ., Suwon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Information and Communication Engineering, Sungkyunkwan University, Gyeonggi, South Korea","institution_ids":["https://openalex.org/I848706"]},{"raw_affiliation_string":"School of Information and Communication Eng., Sungkyunkwan Univ., Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I848706"],"apc_list":null,"apc_paid":null,"fwci":0.4996,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.6763278,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"59","issue":"3","first_page":"173","last_page":"177"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.7073010206222534},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.6423860192298889},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.6422979831695557},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.635543942451477},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6193543672561646},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5236979722976685},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.5229324102401733},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4893157184123993},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4764716625213623},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4645079970359802},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4572434723377228},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.43426448106765747},{"id":"https://openalex.org/keywords/emitter-coupled-logic","display_name":"Emitter-coupled logic","score":0.43132030963897705},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3709174394607544},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3612520694732666},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3270261585712433}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.7073010206222534},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.6423860192298889},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.6422979831695557},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.635543942451477},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6193543672561646},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5236979722976685},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.5229324102401733},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4893157184123993},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4764716625213623},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4645079970359802},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4572434723377228},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.43426448106765747},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.43132030963897705},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3709174394607544},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3612520694732666},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3270261585712433}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2012.2184380","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2012.2184380","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322091","display_name":"Korea Institute of Science and Technology","ror":"https://ror.org/05kzfa883"},{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"},{"id":"https://openalex.org/F4320324161","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1491082069","https://openalex.org/W1607087355","https://openalex.org/W2000260960","https://openalex.org/W2054702097","https://openalex.org/W2077950526","https://openalex.org/W2113111001","https://openalex.org/W2120187194","https://openalex.org/W2150090234","https://openalex.org/W2169168250","https://openalex.org/W4205649155","https://openalex.org/W6636443590"],"related_works":["https://openalex.org/W2099984297","https://openalex.org/W2580743037","https://openalex.org/W2001164331","https://openalex.org/W2127519131","https://openalex.org/W2894573466","https://openalex.org/W2102653533","https://openalex.org/W1513412524","https://openalex.org/W2082591327","https://openalex.org/W2247471973","https://openalex.org/W1994690319"],"abstract_inverted_index":{"This":[0],"brief":[1],"describes":[2],"a":[3,45,63,104],"novel":[4],"low-voltage":[5],"CMOS":[6,65],"differential":[7],"logic":[8,20,37,58,78,89,111],"operating":[9],"with":[10,87,123],"supply":[11,92,122],"voltage":[12,29,93],"approaching":[13],"the":[14,27,72,76,109],"MOS":[15],"threshold":[16],"voltage.":[17],"The":[18,36,100],"proposed":[19,77,110],"style":[21,38,79,112],"improves":[22],"switching":[23],"speed":[24],"by":[25,43,52,82],"boosting":[26,47],"gate-source":[28],"of":[30,57,75,117],"transistors":[31],"along":[32],"timing-critical":[33],"signal":[34],"paths.":[35],"also":[39],"minimizes":[40],"area":[41],"overhead":[42],"allowing":[44],"single":[46],"circuit":[48],"to":[49,84,97],"be":[50],"shared":[51],"complementary":[53],"outputs.":[54],"Test":[55],"sets":[56],"gates":[59],"were":[60],"designed":[61,107],"in":[62],"0.18-\u03bcm":[64],"process,":[66],"whose":[67],"comparison":[68],"results":[69],"indicated":[70],"that":[71],"energy-delay":[73],"product":[74],"was":[80],"improved":[81],"up":[83],"86%":[85],"compared":[86],"conventional":[88],"styles":[90],"at":[91,120,126],"ranging":[94],"from":[95],"0.4":[96],"1.2":[98],"V.":[99],"experimental":[101],"result":[102],"for":[103],"64-bit":[105],"adder":[106],"using":[108],"revealed":[113],"an":[114],"addition":[115],"time":[116],"4.8":[118],"ns":[119],"0.5-V":[121],"31":[124],"pJ":[125],"100":[127],"MHz.":[128]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}