{"id":"https://openalex.org/W1964276494","doi":"https://doi.org/10.1109/tcsii.2012.2184371","title":"Embedded Analog Nonvolatile Memory With Bidirectional and Linear Programmability","display_name":"Embedded Analog Nonvolatile Memory With Bidirectional and Linear Programmability","publication_year":2012,"publication_date":"2012-02-01","ids":{"openalex":"https://openalex.org/W1964276494","doi":"https://doi.org/10.1109/tcsii.2012.2184371","mag":"1964276494"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2012.2184371","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2012.2184371","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075192619","display_name":"Yi-Da Wu","orcid":"https://orcid.org/0000-0001-5149-5419"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Da Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021304193","display_name":"Kok-Choon Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kok-Choon Cheng","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072237207","display_name":"Chih-Cheng Lu","orcid":"https://orcid.org/0000-0003-2987-5719"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Cheng Lu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112447815","display_name":"Hsin Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hsin Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan#TAB#","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7495,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.72911838,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"59","issue":"2","first_page":"88","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6883047223091125},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.6724037528038025},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.5836893916130066},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.563024640083313},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5156020522117615},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4482453465461731},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.44426196813583374},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.41626471281051636},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.41257476806640625},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4116334617137909},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39063382148742676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.366347074508667},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.3122020661830902},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.29669347405433655},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2700147330760956},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.15299645066261292},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12582683563232422}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6883047223091125},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.6724037528038025},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5836893916130066},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.563024640083313},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5156020522117615},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4482453465461731},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.44426196813583374},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.41626471281051636},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.41257476806640625},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4116334617137909},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39063382148742676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.366347074508667},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.3122020661830902},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.29669347405433655},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2700147330760956},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.15299645066261292},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12582683563232422},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2012.2184371","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2012.2184371","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6700000166893005,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":31,"referenced_works":["https://openalex.org/W1508500805","https://openalex.org/W1595911881","https://openalex.org/W1596591410","https://openalex.org/W1919542972","https://openalex.org/W1982449228","https://openalex.org/W2020376324","https://openalex.org/W2077807509","https://openalex.org/W2084179321","https://openalex.org/W2097922596","https://openalex.org/W2101745515","https://openalex.org/W2104946704","https://openalex.org/W2109860270","https://openalex.org/W2113017564","https://openalex.org/W2117100053","https://openalex.org/W2130313186","https://openalex.org/W2135852119","https://openalex.org/W2137525063","https://openalex.org/W2144325744","https://openalex.org/W2151607706","https://openalex.org/W2154333179","https://openalex.org/W2154437746","https://openalex.org/W2158715319","https://openalex.org/W2159110563","https://openalex.org/W2160895110","https://openalex.org/W2165780274","https://openalex.org/W2167850060","https://openalex.org/W2168521023","https://openalex.org/W2170487664","https://openalex.org/W6630377750","https://openalex.org/W6675483629","https://openalex.org/W6683031559"],"related_works":["https://openalex.org/W2922086473","https://openalex.org/W2369810208","https://openalex.org/W2158387186","https://openalex.org/W2263013537","https://openalex.org/W2597118724","https://openalex.org/W2598453045","https://openalex.org/W1956840144","https://openalex.org/W2063415734","https://openalex.org/W2350590545","https://openalex.org/W1964276494"],"abstract_inverted_index":{"Nonvolatile":[0],"storage":[1,63],"of":[2,64,94,137],"analog":[3,17,33,96,117],"values":[4],"with":[5,101],"floating-gate":[6,26],"transistors":[7],"has":[8,98],"been":[9,99],"useful":[10],"for":[11,88],"many":[12],"applications.":[13],"While":[14],"most":[15],"proposed":[16,51],"nonvolatile":[18,34],"memory":[19,35,70,97,118],"devices":[20],"employ":[21],"electron":[22,48],"tunneling":[23],"to":[24,42,76,114],"modify":[25],"charges,":[27],"this":[28],"brief":[29],"presents":[30],"an":[31],"embedded":[32],"device":[36],"that":[37],"employs":[38],"only":[39,54],"hot-carrier":[40],"injections":[41],"achieve":[43],"bidirectional":[44,84],"programmability.":[45],"Without":[46],"using":[47],"tunneling,":[49],"the":[50,78,95,102,116,146],"circuit":[52],"not":[53],"avoids":[55],"multiplexing":[56],"high-voltage":[57],"signals":[58],"but":[59],"also":[60,151],"facilitates":[61],"direct":[62],"new":[65],"data.":[66],"In":[67],"addition,":[68],"each":[69],"cell":[71],"incorporates":[72],"a":[73,110,134],"simple":[74,111],"inverter":[75],"make":[77],"programming":[79,144],"process":[80],"nearly":[81],"linear,":[82],"facilitating":[83],"and":[85,120,145],"linear":[86],"adaptability":[87],"neuromorphic":[89],"systems.":[90],"A":[91],"prototype":[92],"array":[93],"fabricated":[100],"standard":[103],"CMOS":[104],"0.35-":[105],"technology.":[106],"The":[107,125,140],"chip":[108],"includes":[109],"on-chip":[112],"comparator":[113],"program":[115],"accurately":[119],"automatically":[121],"by":[122],"negative":[123],"feedback.":[124],"effective":[126],"resolution":[127],"is":[128],"more":[129],"than":[130],"8":[131],"bits":[132],"over":[133],"dynamic":[135],"range":[136],"1.4":[138],"V.":[139],"intercell":[141],"disturbance":[142],"during":[143],"data":[147],"retention":[148],"ability":[149],"are":[150],"examined.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}