{"id":"https://openalex.org/W2170095368","doi":"https://doi.org/10.1109/tcsii.2011.2158253","title":"Reconfigurable Stateful nor Gate for Large-Scale Logic-Array Integrations","display_name":"Reconfigurable Stateful nor Gate for Large-Scale Logic-Array Integrations","publication_year":2011,"publication_date":"2011-07-01","ids":{"openalex":"https://openalex.org/W2170095368","doi":"https://doi.org/10.1109/tcsii.2011.2158253","mag":"2170095368"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2011.2158253","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2011.2158253","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103801974","display_name":"Sangho Shin","orcid":null},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sangho Shin","raw_affiliation_strings":["Baskin School of Engineering, University of California, Santa Cruz, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Baskin School of Engineering, University of California, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111988628","display_name":"Kyosun Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I146429904","display_name":"Incheon National University","ror":"https://ror.org/02xf7p935","country_code":"KR","type":"education","lineage":["https://openalex.org/I146429904"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyosun Kim","raw_affiliation_strings":["Department of Electronic Engineering, University of Incheon, Incheon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Incheon, Incheon, South Korea","institution_ids":["https://openalex.org/I146429904"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015683783","display_name":"Sung-Mo Kang","orcid":"https://orcid.org/0000-0001-8424-3410"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung-Mo Kang","raw_affiliation_strings":["Baskin School of Engineering, University of California, Santa Cruz, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Baskin School of Engineering, University of California, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.7218,"has_fulltext":false,"cited_by_count":80,"citation_normalized_percentile":{"value":0.97673216,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"58","issue":"7","first_page":"442","last_page":"446"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stateful-firewall","display_name":"Stateful firewall","score":0.636559009552002},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.6302209496498108},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5998276472091675},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5980685353279114},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5786202549934387},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5049625039100647},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.48188453912734985},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45262452960014343},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.44510340690612793},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4391384422779083},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.43411850929260254},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.43251392245292664},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4206390976905823},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.41197487711906433},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3177836537361145},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19815629720687866},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18788620829582214},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.15719610452651978},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15011894702911377},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14538469910621643},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08219859004020691}],"concepts":[{"id":"https://openalex.org/C22927095","wikidata":"https://www.wikidata.org/wiki/Q1784206","display_name":"Stateful firewall","level":3,"score":0.636559009552002},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.6302209496498108},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5998276472091675},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5980685353279114},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5786202549934387},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5049625039100647},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.48188453912734985},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45262452960014343},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.44510340690612793},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4391384422779083},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.43411850929260254},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.43251392245292664},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4206390976905823},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.41197487711906433},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3177836537361145},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19815629720687866},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18788620829582214},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.15719610452651978},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15011894702911377},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14538469910621643},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08219859004020691},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2011.2158253","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2011.2158253","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2003872791","https://openalex.org/W2025674646","https://openalex.org/W2045009304","https://openalex.org/W2111173832","https://openalex.org/W2112181056","https://openalex.org/W2135587520","https://openalex.org/W2137249916"],"related_works":["https://openalex.org/W3105918491","https://openalex.org/W2151236218","https://openalex.org/W2102777336","https://openalex.org/W4234601000","https://openalex.org/W2490069675","https://openalex.org/W2197466303","https://openalex.org/W2139569078","https://openalex.org/W1522436970","https://openalex.org/W2994343469","https://openalex.org/W1510109757"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,26,52],"stateful":[4],"logic":[5,19,33,44,55],"gate":[6],"based":[7],"on":[8],"memristive":[9],"devices":[10],"that":[11],"functions":[12,59],"as":[13],"high-fan-in":[14],"NOR":[15],"gates.":[16],"The":[17],"proposed":[18],"structure":[20],"executes":[21],"multiple":[22],"implications":[23],"concurrently":[24],"in":[25],"single":[27],"step":[28],"and":[29],"thus":[30],"enables":[31],"fast":[32],"operations":[34],"reducing":[35],"the":[36,43,47],"number":[37],"of":[38],"pipeline":[39],"steps.":[40],"By":[41],"mapping":[42],"units":[45],"to":[46],"field-programmable":[48],"nanowire":[49,65],"interconnect":[50],"fabric,":[51],"reconfigurable":[53],"2-D":[54],"array":[56],"for":[57],"general-purpose":[58],"can":[60],"be":[61],"implemented":[62],"by":[63],"configuring":[64],"crossbar":[66],"switches.":[67]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}