{"id":"https://openalex.org/W2163117858","doi":"https://doi.org/10.1109/tcsii.2011.2149650","title":"Output-Jitter Performance of Second-Order Digital Bang-Bang Phase-Locked Loops With Nonaccumulative Reference Clock Jitter","display_name":"Output-Jitter Performance of Second-Order Digital Bang-Bang Phase-Locked Loops With Nonaccumulative Reference Clock Jitter","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2163117858","doi":"https://doi.org/10.1109/tcsii.2011.2149650","mag":"2163117858"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2011.2149650","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2011.2149650","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10197/3594","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024549054","display_name":"Stefan Tertinek","orcid":"https://orcid.org/0000-0002-6664-9692"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Stefan Tertinek","raw_affiliation_strings":["Department of Electrical, Electronic, and Mechanical Engineering, University College Dublin, Dublin, Ireland","Dept. of Electr., Univ. Coll. Dublin, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic, and Mechanical Engineering, University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"Dept. of Electr., Univ. Coll. Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074660128","display_name":"Orla Feely","orcid":"https://orcid.org/0000-0003-3426-6854"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Orla Feely","raw_affiliation_strings":["Department of Electrical, Electronic, and Mechanical Engineering, University College Dublin, Dublin, Ireland","Dept. of Electr., Univ. Coll. Dublin, Dublin, Ireland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical, Electronic, and Mechanical Engineering, University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"Dept. of Electr., Univ. Coll. Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5024549054"],"corresponding_institution_ids":["https://openalex.org/I100930933"],"apc_list":null,"apc_paid":null,"fwci":0.7949,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":{"value":0.77367757,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"58","issue":"6","first_page":"331","last_page":"335"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9530106782913208},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5849149823188782},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.536066472530365},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5335695147514343},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4983057975769043},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.4663383662700653},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4504644274711609},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4242382049560547},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.4163810610771179},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37194007635116577},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.35786813497543335},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2557019591331482},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.19467592239379883},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1823568344116211},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.14253383874893188},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1260431706905365}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9530106782913208},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5849149823188782},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.536066472530365},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5335695147514343},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4983057975769043},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.4663383662700653},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4504644274711609},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4242382049560547},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.4163810610771179},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37194007635116577},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.35786813497543335},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2557019591331482},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.19467592239379883},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1823568344116211},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.14253383874893188},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1260431706905365},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2011.2149650","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2011.2149650","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:researchrepository.ucd.ie:10197/3594","is_oa":true,"landing_page_url":"http://hdl.handle.net/10197/3594","pdf_url":"http://hdl.handle.net/10197/3594","source":{"id":"https://openalex.org/S4306402280","display_name":"Research Repository UCD (University College Dublin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100930933","host_organization_name":"University College Dublin","host_organization_lineage":["https://openalex.org/I100930933"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"}],"best_oa_location":{"id":"pmh:oai:researchrepository.ucd.ie:10197/3594","is_oa":true,"landing_page_url":"http://hdl.handle.net/10197/3594","pdf_url":"http://hdl.handle.net/10197/3594","source":{"id":"https://openalex.org/S4306402280","display_name":"Research Repository UCD (University College Dublin)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I100930933","host_organization_name":"University College Dublin","host_organization_lineage":["https://openalex.org/I100930933"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2163117858.pdf","grobid_xml":"https://content.openalex.org/works/W2163117858.grobid-xml"},"referenced_works_count":24,"referenced_works":["https://openalex.org/W1496424366","https://openalex.org/W1976625337","https://openalex.org/W1979300272","https://openalex.org/W2007670774","https://openalex.org/W2024643107","https://openalex.org/W2030871918","https://openalex.org/W2036186630","https://openalex.org/W2093405367","https://openalex.org/W2106834852","https://openalex.org/W2108185796","https://openalex.org/W2111679634","https://openalex.org/W2118048867","https://openalex.org/W2121896699","https://openalex.org/W2127115683","https://openalex.org/W2129429105","https://openalex.org/W2136750748","https://openalex.org/W2144581882","https://openalex.org/W2151100180","https://openalex.org/W2154332266","https://openalex.org/W2155323511","https://openalex.org/W2160797709","https://openalex.org/W2221085202","https://openalex.org/W4214707299","https://openalex.org/W4388297583"],"related_works":["https://openalex.org/W1534363799","https://openalex.org/W3199919968","https://openalex.org/W1995174288","https://openalex.org/W2123109015","https://openalex.org/W1537456448","https://openalex.org/W1486698883","https://openalex.org/W28045209","https://openalex.org/W2081027176","https://openalex.org/W2566450478","https://openalex.org/W2163117858"],"abstract_inverted_index":{"Bang-bang":[0],"phase-locked":[1],"loops":[2],"(BBPLLs)":[3],"are":[4,17],"inherently":[5],"nonlinear":[6,75],"systems":[7],"due":[8],"to":[9,54,94,124,131,144],"the":[10,25,46,62,74,86,104,110,125,132,136,141,145,149],"binary":[11],"phase":[12,56],"detector":[13],"(BPD).":[14],"While":[15],"they":[16],"typically":[18],"used":[19],"for":[20,40],"clock":[21,51,72,102,126],"and":[22,85,109,128],"data":[23],"recovery,":[24],"ongoing":[26],"trend":[27],"toward":[28],"digital":[29,36,150],"loop":[30,76,151],"implementations":[31],"has":[32],"resulted":[33],"in":[34,58],"several":[35],"BBPLLs":[37],"(DBBPLLs)":[38],"suitable":[39],"frequency":[41],"synthesis.":[42],"This":[43],"brief":[44],"investigates":[45],"effect":[47],"of":[48,67,96,117,135,140,148],"nonaccumulative":[49],"reference":[50],"jitter":[52,64,88,112,127],"(due":[53],"white":[55],"noise)":[57],"second-order":[59],"DBBPLLs,":[60],"comparing":[61],"output":[63,87,111],"with":[65],"that":[66,95,116],"first-order":[68,98,119],"DBBPLLs.":[69],"For":[70,100],"small":[71],"jitter,":[73,103],"behavior":[77],"is":[78,89,107,113,122],"modeled":[79],"as":[80],"a":[81,97,118],"2-D":[82],"Markov":[83],"chain,":[84],"smaller":[90],"than":[91,115],"but":[92],"close":[93],"loop.":[99],"large":[101],"BPD":[105],"nonlinearity":[106],"linearized,":[108],"larger":[114],"loop;":[120],"it":[121],"proportional":[123,130],"inversely":[129],"square":[133],"root":[134],"stability":[137],"factor-the":[138],"ratio":[139],"proportional-path":[142],"gain":[143,147],"integral-path":[146],"filter.":[152]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}