{"id":"https://openalex.org/W2100405141","doi":"https://doi.org/10.1109/tcsii.2011.2149110","title":"An Average-Performance-Oriented Subthreshold Processor Self-Timed by Memory Read Completion","display_name":"An Average-Performance-Oriented Subthreshold Processor Self-Timed by Memory Read Completion","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2100405141","doi":"https://doi.org/10.1109/tcsii.2011.2149110","mag":"2100405141"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2011.2149110","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2011.2149110","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004321250","display_name":"Hiroshi Fuketa","orcid":"https://orcid.org/0000-0003-0171-6679"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hiroshi Fuketa","raw_affiliation_strings":["Institute of Industrial Science, University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Industrial Science, University of Tokyo, Tokyo, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038686852","display_name":"Dan Kuroda","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Dan Kuroda","raw_affiliation_strings":["Department of Information Systems Engineering, Osaka University, Osaka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Systems Engineering, Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002405139","display_name":"Masanori Hashimoto","orcid":"https://orcid.org/0000-0002-0377-2108"},"institutions":[{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I4210086780"]},{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masanori Hashimoto","raw_affiliation_strings":["Core Research for Evolutionary Science and Technology (CREST), Japan Science and Technology Agency, Tokyo, Japan","Department of Information Systems Engineering, Osaka University, Osaka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Core Research for Evolutionary Science and Technology (CREST), Japan Science and Technology Agency, Tokyo, Japan","institution_ids":["https://openalex.org/I4210086780"]},{"raw_affiliation_string":"Department of Information Systems Engineering, Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061693379","display_name":"Takao Onoye","orcid":"https://orcid.org/0000-0002-1894-2448"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"The University of Osaka","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takao Onoye","raw_affiliation_strings":["Department of Information Systems Engineering, Osaka University, Osaka, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Systems Engineering, Osaka University, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6218,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.85357672,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"58","issue":"5","first_page":"299","last_page":"303"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7292844653129578},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.6620854735374451},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.47098538279533386},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4624161720275879},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4603457450866699},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.43006250262260437},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4228604733943939},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.41876840591430664},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40489277243614197},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32827576994895935},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.32673993706703186},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21652328968048096},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11327975988388062},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08121845126152039},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.0800388753414154}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7292844653129578},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6620854735374451},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.47098538279533386},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4624161720275879},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4603457450866699},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.43006250262260437},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4228604733943939},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.41876840591430664},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40489277243614197},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32827576994895935},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.32673993706703186},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21652328968048096},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11327975988388062},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08121845126152039},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0800388753414154},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2011.2149110","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2011.2149110","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.299.894","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.299.894","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www-ise2.ist.osaka-u.ac.jp/~hasimoto/pman2/data/pdf/158.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1993921530","https://openalex.org/W2014198201","https://openalex.org/W2101456474","https://openalex.org/W2101466451","https://openalex.org/W2106339466","https://openalex.org/W2107103004","https://openalex.org/W2127190809","https://openalex.org/W4243164749","https://openalex.org/W6675374072"],"related_works":["https://openalex.org/W2155827627","https://openalex.org/W2131019417","https://openalex.org/W4242937255","https://openalex.org/W2018127069","https://openalex.org/W2059462146","https://openalex.org/W2766813066","https://openalex.org/W1593424929","https://openalex.org/W2132385758","https://openalex.org/W4312378593","https://openalex.org/W2009038440"],"abstract_inverted_index":{"A":[0],"self-timed":[1,55,83],"subthreshold":[2,35],"processor":[3,17,45],"was":[4],"developed":[5],"in":[6,27],"65-nm":[7],"complimentary":[8],"metal-oxide-semiconductor":[9],"process.":[10],"This":[11],"four-stage":[12],"reduced":[13],"instruction":[14,29],"set":[15],"computer":[16],"synchronously":[18],"operates":[19],"with":[20,53,70,75,79],"the":[21,44,81,86],"memory":[22],"read":[23],"completion":[24],"signal":[25],"produced":[26],"8.5-kb":[28],"and":[30,57,97],"2-kb":[31],"data":[32],"memories":[33],"of":[34,63,89],"10T":[36],"static":[37],"random-access":[38],"memory.":[39],"Measurement":[40],"results":[41],"show":[42],"that":[43],"correctly":[46],"functions":[47],"from":[48],"0.56":[49],"to":[50,102],"0.36":[51],"V":[52],"a":[54],"clock":[56],"achieves":[58],"minimum":[59],"energy":[60,99],"per":[61],"cycle":[62],"3.47":[64],"pJ/cycle":[65],"at":[66,93],"0.46-V":[67],"supply":[68,95],"voltage":[69,96],"1.76-MHz":[71],"average":[72],"frequency.":[73],"Compared":[74],"conventional":[76],"synchronous":[77],"operation":[78,84],"guardbanding,":[80],"proposed":[82],"reduces":[85],"execution":[87],"time":[88],"SHA-1":[90],"by":[91,100],"82%":[92],"0.4-V":[94],"saves":[98],"40%":[101],"attain":[103],"1-MHz":[104],"operation.":[105]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}