{"id":"https://openalex.org/W2101970296","doi":"https://doi.org/10.1109/tcsii.2010.2087970","title":"Fingerprint Image Processing Acceleration Through Run-Time Reconfigurable Hardware","display_name":"Fingerprint Image Processing Acceleration Through Run-Time Reconfigurable Hardware","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2101970296","doi":"https://doi.org/10.1109/tcsii.2010.2087970","mag":"2101970296"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2010.2087970","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2010.2087970","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082271754","display_name":"Mariano Fons","orcid":null},"institutions":[{"id":"https://openalex.org/I55952717","display_name":"Universidad Rovira i Virgili","ror":"https://ror.org/00g5sqv46","country_code":"ES","type":"education","lineage":["https://openalex.org/I55952717"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"M. Fons","raw_affiliation_strings":["Development of Embedded Systems Research Group, Universitat Rovira i Virgili, Tarragona, Spain","Dept. of Electron., Electr. & Autom. Control Eng., Univ. Rovira i Virgili, Tarragona, Spain"],"affiliations":[{"raw_affiliation_string":"Development of Embedded Systems Research Group, Universitat Rovira i Virgili, Tarragona, Spain","institution_ids":["https://openalex.org/I55952717"]},{"raw_affiliation_string":"Dept. of Electron., Electr. & Autom. Control Eng., Univ. Rovira i Virgili, Tarragona, Spain","institution_ids":["https://openalex.org/I55952717"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001696440","display_name":"Francesc Fons","orcid":"https://orcid.org/0000-0001-5901-7534"},"institutions":[{"id":"https://openalex.org/I55952717","display_name":"Universidad Rovira i Virgili","ror":"https://ror.org/00g5sqv46","country_code":"ES","type":"education","lineage":["https://openalex.org/I55952717"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Fons","raw_affiliation_strings":["Development of Embedded Systems Research Group, Universitat Rovira i Virgili, Tarragona, Spain","Dept. of Electron., Electr. & Autom. Control Eng., Univ. Rovira i Virgili, Tarragona, Spain"],"affiliations":[{"raw_affiliation_string":"Development of Embedded Systems Research Group, Universitat Rovira i Virgili, Tarragona, Spain","institution_ids":["https://openalex.org/I55952717"]},{"raw_affiliation_string":"Dept. of Electron., Electr. & Autom. Control Eng., Univ. Rovira i Virgili, Tarragona, Spain","institution_ids":["https://openalex.org/I55952717"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020449505","display_name":"Enrique Cant\u00f3","orcid":"https://orcid.org/0000-0002-5674-4119"},"institutions":[{"id":"https://openalex.org/I55952717","display_name":"Universidad Rovira i Virgili","ror":"https://ror.org/00g5sqv46","country_code":"ES","type":"education","lineage":["https://openalex.org/I55952717"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E. Canto","raw_affiliation_strings":["Development of Embedded Systems Research Group, Universitat Rovira i Virgili, Tarragona, Spain","Dept. of Electron., Electr. & Autom. Control Eng., Univ. Rovira i Virgili, Tarragona, Spain"],"affiliations":[{"raw_affiliation_string":"Development of Embedded Systems Research Group, Universitat Rovira i Virgili, Tarragona, Spain","institution_ids":["https://openalex.org/I55952717"]},{"raw_affiliation_string":"Dept. of Electron., Electr. & Autom. Control Eng., Univ. Rovira i Virgili, Tarragona, Spain","institution_ids":["https://openalex.org/I55952717"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082271754"],"corresponding_institution_ids":["https://openalex.org/I55952717"],"apc_list":null,"apc_paid":null,"fwci":4.7366,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.95516891,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"57","issue":"12","first_page":"991","last_page":"995"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10828","display_name":"Biometric Identification and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10828","display_name":"Biometric Identification and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9889000058174133,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11800","display_name":"User Authentication and Security Systems","score":0.9735999703407288,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.8310942053794861},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7719408869743347},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7393549680709839},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7316566705703735},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7161073088645935},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5818588733673096},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5523656606674194},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5389208793640137},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.44324997067451477}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.8310942053794861},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7719408869743347},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7393549680709839},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7316566705703735},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7161073088645935},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5818588733673096},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5523656606674194},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5389208793640137},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.44324997067451477},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2010.2087970","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2010.2087970","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.456.8605","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.456.8605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://petrus.upc.es/emsy/Trans_Circ_Syst_10.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1639795441","https://openalex.org/W1650427995","https://openalex.org/W2064679839","https://openalex.org/W2127717018","https://openalex.org/W2139077369","https://openalex.org/W2145262111","https://openalex.org/W2156342517","https://openalex.org/W2314407254","https://openalex.org/W4230579564","https://openalex.org/W4255122798"],"related_works":["https://openalex.org/W2152623100","https://openalex.org/W2096417281","https://openalex.org/W25204318","https://openalex.org/W2138895528","https://openalex.org/W2077035242","https://openalex.org/W3042643149","https://openalex.org/W2026481470","https://openalex.org/W1999203047","https://openalex.org/W3201977823","https://openalex.org/W2362203107"],"abstract_inverted_index":{"To":[0],"the":[1,4,9,38,41,45,49,52,57,65,76,80,87,92,97,102,118,135,142,157,163,167,171,174,186,192,202,205,239],"best":[2],"of":[3,34,40,55,67,79,120,125,137,144,156,162,166,176,204,217,237],"authors'":[5],"knowledge,":[6],"this":[7,35],"is":[8,72,114,182,213,230],"first":[10],"brief":[11,133],"that":[12,71,113,181],"implements":[13],"a":[14,23,68,83,177,222,245],"complete":[15],"automatic":[16],"fingerprint-based":[17],"authentication":[18],"system":[19,94,112],"(AFAS)":[20],"application":[21,81],"under":[22,221],"dynamically":[24],"partial":[25],"self-reconfigurable":[26],"field-programmable":[27],"gate":[28],"array":[29],"(FPGA).":[30],"The":[31,154,209],"main":[32,77],"benefits":[33],"implementation":[36,143],"are":[37,196],"acceleration":[39],"processing":[42],"reached":[43],"by":[44,64,91,101,123,160,191,215,244],"parallelism":[46],"inherent":[47],"to":[48,74,96,116,184,199,232],"hardware":[50,140,178],"design,":[51],"high":[53],"level":[54],"integration,":[56],"consequent":[58],"security":[59],"and":[60,86,173],"reliability":[61],"improvements":[62],"provided":[63],"usage":[66],"system-on-programmable-chip":[69],"device":[70],"able":[73,115,183,231],"embed":[75],"components":[78],"in":[82,109,130,141,170,201,234],"single":[84],"chip,":[85],"low":[88,152],"cost":[89],"achieved":[90,243],"whole":[93],"due":[95],"reconfigurability":[98],"performance":[99,150,242],"featured":[100],"suggested":[103],"FPGA.":[104],"All":[105],"these":[106],"factors":[107,198],"result":[108],"an":[110,251],"outstanding":[111],"authenticate":[117],"identity":[119],"any":[121],"user":[122],"means":[124,161,216],"those":[126,145],"distinctive":[127],"characteristics":[128],"available":[129],"fingerprints.":[131],"This":[132],"reveals":[134],"advantages":[136],"run-time":[138],"reconfigurable":[139,168],"embedded":[146,206],"systems":[147],"demanding":[148],"real-time":[149],"at":[151,227,256],"cost.":[153],"minimization":[155],"reconfiguration":[158],"overhead":[159],"proper":[164],"sizing":[165],"region":[169],"FPGA":[172,225],"design":[175],"configuration":[179,188],"controller":[180],"reach":[185],"maximum":[187],"rates":[189],"allowed":[190],"technology":[193],"(3.2":[194],"Gb/s)":[195],"key":[197],"succeed":[200],"development":[203],"AFAS":[207],"application.":[208],"proposed":[210],"system,":[211],"which":[212],"implemented":[214],"hardware-software":[218],"co-design":[219],"techniques":[220],"Virtex4":[223],"XC4VLX25":[224],"working":[226],"100":[228],"MHz,":[229],"overcome":[233],"one":[235],"order":[236],"magnitude":[238],"execution":[240],"time":[241],"personal":[246],"computer":[247],"platform":[248],"based":[249],"on":[250],"Intel":[252],"Core2Duo":[253],"microprocessor":[254],"running":[255],"1.83":[257],"GHz.":[258]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":5}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}