{"id":"https://openalex.org/W2162141012","doi":"https://doi.org/10.1109/tcsii.2010.2083130","title":"A 0.45-V 300-MHz 10T Flowthrough SRAM With Expanded write/ read Stability and Speed-Area-Wise Array for Sub-0.5-V Chips","display_name":"A 0.45-V 300-MHz 10T Flowthrough SRAM With Expanded write/ read Stability and Speed-Area-Wise Array for Sub-0.5-V Chips","publication_year":2010,"publication_date":"2010-12-01","ids":{"openalex":"https://openalex.org/W2162141012","doi":"https://doi.org/10.1109/tcsii.2010.2083130","mag":"2162141012"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2010.2083130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2010.2083130","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023225287","display_name":"Meng\u2010Fan Chang","orcid":"https://orcid.org/0000-0001-6905-6350"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Meng-Fan Chang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091606142","display_name":"Yung-Chi Chen","orcid":"https://orcid.org/0000-0001-8659-5305"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yung-Chi Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101970153","display_name":"Chien-Fu Chen","orcid":"https://orcid.org/0000-0003-3576-4118"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Fu Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5023225287"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":2.3091,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.89414484,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"57","issue":"12","first_page":"980","last_page":"985"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9285835027694702},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6462886333465576},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6278322339057922},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5976250767707825},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4936576783657074},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4692307114601135},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45987266302108765},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.42133161425590515},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41644734144210815},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.384443998336792},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38090354204177856},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36387842893600464},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36336004734039307},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.31622305512428284},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2634265422821045},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08472126722335815}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9285835027694702},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6462886333465576},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6278322339057922},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5976250767707825},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4936576783657074},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4692307114601135},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45987266302108765},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.42133161425590515},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41644734144210815},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.384443998336792},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38090354204177856},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36387842893600464},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36336004734039307},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.31622305512428284},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2634265422821045},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08472126722335815},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2010.2083130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2010.2083130","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322214","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1967547903","https://openalex.org/W2002038549","https://openalex.org/W2017195664","https://openalex.org/W2031948068","https://openalex.org/W2032942076","https://openalex.org/W2067168777","https://openalex.org/W2071159343","https://openalex.org/W2079163915","https://openalex.org/W2098688943","https://openalex.org/W2101255991","https://openalex.org/W2101328080","https://openalex.org/W2105175332","https://openalex.org/W2106264726","https://openalex.org/W2106339466","https://openalex.org/W2106507957","https://openalex.org/W2107269353","https://openalex.org/W2112602631","https://openalex.org/W2119520935","https://openalex.org/W2122497527","https://openalex.org/W2125347149","https://openalex.org/W2127190809","https://openalex.org/W2128743367","https://openalex.org/W2137177817","https://openalex.org/W2154664075","https://openalex.org/W2155583994","https://openalex.org/W2160285928","https://openalex.org/W2161812133","https://openalex.org/W2397682474","https://openalex.org/W2788433071","https://openalex.org/W6642144389","https://openalex.org/W6650729477","https://openalex.org/W6654702436","https://openalex.org/W6658696323","https://openalex.org/W6683588402"],"related_works":["https://openalex.org/W2030816003","https://openalex.org/W4239992647","https://openalex.org/W2150013480","https://openalex.org/W1554458299","https://openalex.org/W2076325756","https://openalex.org/W81423522","https://openalex.org/W1509860481","https://openalex.org/W3151633427","https://openalex.org/W2389800961","https://openalex.org/W1995389502"],"abstract_inverted_index":{"Capable":[0],"of":[1,79],"only":[2,74],"solving":[3],"the":[4,37,77,87],"read-stability":[5],"issue,":[6],"many":[7],"8T-10T":[8],"static":[9],"RAM":[10],"(SRAM)":[11],"cells":[12],"require":[13],"extra":[14],"write-assist":[15],"circuits":[16],"to":[17,35],"achieve":[18,99],"low":[19],"supply":[20],"voltage":[21],"operation.":[22],"This":[23],"brief":[24],"proposes":[25],"a":[26,32,42,47,65,80,108],"novel":[27],"10T":[28,58,70,88],"SRAM":[29,60],"cell":[30,71],"and":[31],"hybrid-divided-block":[33],"array":[34],"enhance":[36],"read-and-write":[38],"stability":[39],"while":[40],"achieving":[41],"higher":[43],"operating":[44],"speed":[45],"with":[46],"smaller":[48],"area":[49,72],"overhead":[50],"for":[51,86,107],"sub-0.5":[52],"V":[53,106,110],"applications.":[54],"A":[55],"16-Kb":[56,89,96],"128-row":[57],"flowthrough":[59],"macro":[61,90,97],"is":[62,73,91],"fabricated":[63],"using":[64],"90-nm":[66],"bulk-CMOS":[67],"process.":[68],"The":[69,83,94],"1.7":[75],"times":[76],"size":[78],"6T":[81],"cell.":[82],"measured":[84],"VDDmin":[85],"240":[92],"mV.":[93],"proposed":[95],"can":[98],"300-MHz":[100],"random":[101],"access":[102],"operation":[103],"at":[104],"0.45":[105],"0.5":[109],"system":[111],"platform.":[112]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}