{"id":"https://openalex.org/W2158088623","doi":"https://doi.org/10.1109/tcsii.2010.2068111","title":"A Discrete-Time Input $\\Delta\\Sigma$ ADC Architecture Using a Dual-VCO-Based Integrator","display_name":"A Discrete-Time Input $\\Delta\\Sigma$ ADC Architecture Using a Dual-VCO-Based Integrator","publication_year":2010,"publication_date":"2010-10-27","ids":{"openalex":"https://openalex.org/W2158088623","doi":"https://doi.org/10.1109/tcsii.2010.2068111","mag":"2158088623"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2010.2068111","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2010.2068111","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090639996","display_name":"Joseph Hamilton","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Joseph Hamilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Technology, Austin, TX, USA","Department of Electrical and Computer Engineering, University of Texas, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Technology, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111453601","display_name":"Shouli Yan","orcid":null},"institutions":[{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shouli Yan","raw_affiliation_strings":["Silicon Laboratories, Inc., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Silicon Laboratories, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I93085520"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010454235","display_name":"T.R. Viswanathan","orcid":"https://orcid.org/0000-0001-8277-3653"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"T. R. Viswanathan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Texas, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Texas, Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090639996"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":1.0557,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.78482701,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"57","issue":"11","first_page":"848","last_page":"852"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.810726523399353},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.7486138343811035},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.5527210235595703},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5210311412811279},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5148393511772156},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.49562013149261475},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.475119411945343},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4716866612434387},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.45024725794792175},{"id":"https://openalex.org/keywords/sinadr","display_name":"SINADR","score":0.4490974545478821},{"id":"https://openalex.org/keywords/analog-to-digital-converter","display_name":"Analog-to-digital converter","score":0.4436785876750946},{"id":"https://openalex.org/keywords/digital-to-analog-converter","display_name":"Digital-to-analog converter","score":0.43318304419517517},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4315970540046692},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.4146173596382141},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.40116238594055176},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.3848511874675751},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3231070339679718},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2759837806224823},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.2402653992176056},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18316888809204102},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.152888685464859},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1383630633354187}],"concepts":[{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.810726523399353},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.7486138343811035},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.5527210235595703},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5210311412811279},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5148393511772156},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.49562013149261475},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.475119411945343},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4716866612434387},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.45024725794792175},{"id":"https://openalex.org/C111101631","wikidata":"https://www.wikidata.org/wiki/Q7547440","display_name":"SINADR","level":5,"score":0.4490974545478821},{"id":"https://openalex.org/C2777271169","wikidata":"https://www.wikidata.org/wiki/Q190169","display_name":"Analog-to-digital converter","level":3,"score":0.4436785876750946},{"id":"https://openalex.org/C2779879419","wikidata":"https://www.wikidata.org/wiki/Q210863","display_name":"Digital-to-analog converter","level":3,"score":0.43318304419517517},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4315970540046692},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.4146173596382141},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.40116238594055176},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.3848511874675751},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3231070339679718},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2759837806224823},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2402653992176056},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18316888809204102},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.152888685464859},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1383630633354187},{"id":"https://openalex.org/C100329506","wikidata":"https://www.wikidata.org/wiki/Q336439","display_name":"\u0106uk converter","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2010.2068111","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2010.2068111","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1624641639","https://openalex.org/W1864703715","https://openalex.org/W2005575220","https://openalex.org/W2036679615","https://openalex.org/W2063619869","https://openalex.org/W2134926592","https://openalex.org/W2147539712","https://openalex.org/W2153293882","https://openalex.org/W4285719527","https://openalex.org/W6639292065"],"related_works":["https://openalex.org/W4385507378","https://openalex.org/W2229324318","https://openalex.org/W2774445564","https://openalex.org/W2977189477","https://openalex.org/W2191171967","https://openalex.org/W1792053179","https://openalex.org/W131917664","https://openalex.org/W1624706916","https://openalex.org/W2938485888","https://openalex.org/W2187062327"],"abstract_inverted_index":{"This":[0,42],"brief":[1],"presents":[2],"a":[3,11,35,63,66,71,80,116,121,135,142],"hybrid":[4,102],"analog-digital":[5,103],"\u0394\u03a3":[6],"analog-to-digital":[7],"converter":[8,124],"architecture":[9],"with":[10,65],"pseudodifferential":[12,43],"integrator":[13],"based":[14],"on":[15],"current-controlled":[16],"oscillators":[17,20],"(CCOs).":[18],"Two":[19],"driven":[21],"by":[22,28,56],"differential":[23],"input":[24,69,97],"signals":[25],"and":[26,52,125],"followed":[27],"digital":[29,112],"counters":[30],"are":[31],"used":[32,85],"to":[33,86,91,114],"form":[34],"quantizer":[36],"whose":[37],"output":[38,118],"is":[39,84],"digitally":[40],"integrated.":[41],"circuit":[44,83],"configuration":[45],"reduces":[46],"the":[47,92,96,111],"relative":[48],"quantization":[49],"step":[50],"size":[51],"also":[53],"improves":[54],"linearity":[55],"canceling":[57],"even-order":[58],"distortion.":[59],"Instead":[60],"of":[61,98,138],"driving":[62],"CCO":[64],"continuous-time":[67],"current":[68],"or":[70],"<i":[72,76],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[73,77],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">V</i>":[74],"-":[75],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">I</i>":[78],"converter,":[79],"double-sampled":[81],"switched-capacitor":[82],"dump":[87],"charge":[88],"packets":[89],"proportional":[90],"signal":[93,108],"voltage":[94],"into":[95],"each":[99],"oscillator.":[100],"A":[101],"modulator":[104],"allows":[105],"for":[106,120],"further":[107],"processing":[109],"in":[110,141],"domain":[113],"produce":[115],"low-resolution":[117],"suitable":[119],"feedback":[122,130],"digital-to-analog":[123],"an":[126],"all-digital":[127],"excess-loop-delay":[128],"compensation":[129],"path.":[131],"Simulation":[132],"results":[133],"show":[134],"signal-to-noise-plus-distortion":[136],"ratio":[137],"83.9":[139],"dB":[140],"2-MHz":[143],"bandwidth.":[144]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}