{"id":"https://openalex.org/W2152203581","doi":"https://doi.org/10.1109/tcsii.2010.2067811","title":"QSN\u2014A Simple Circular-Shift Network for Reconfigurable Quasi-Cyclic LDPC Decoders","display_name":"QSN\u2014A Simple Circular-Shift Network for Reconfigurable Quasi-Cyclic LDPC Decoders","publication_year":2010,"publication_date":"2010-10-01","ids":{"openalex":"https://openalex.org/W2152203581","doi":"https://doi.org/10.1109/tcsii.2010.2067811","mag":"2152203581"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2010.2067811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2010.2067811","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101188669","display_name":"Xiaoheng Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xiaoheng Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100772114","display_name":"Shu Lin","orcid":"https://orcid.org/0000-0003-1401-7834"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shu Lin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089377852","display_name":"Venkatesh Akella","orcid":"https://orcid.org/0000-0003-3014-5326"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Venkatesh Akella","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101188669"],"corresponding_institution_ids":["https://openalex.org/I84218800"],"apc_list":null,"apc_paid":null,"fwci":2.849,"has_fulltext":false,"cited_by_count":54,"citation_normalized_percentile":{"value":0.91438814,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"57","issue":"10","first_page":"782","last_page":"786"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.7043458223342896},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6840791702270508},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6710193157196045},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.6361058950424194},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5553737878799438},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5085088014602661},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.49157604575157166},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.48642778396606445},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.438546359539032},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.3399549722671509},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28283220529556274},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23058578372001648},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13735947012901306}],"concepts":[{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.7043458223342896},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6840791702270508},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6710193157196045},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.6361058950424194},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5553737878799438},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5085088014602661},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.49157604575157166},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.48642778396606445},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.438546359539032},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.3399549722671509},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28283220529556274},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23058578372001648},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13735947012901306},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2010.2067811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2010.2067811","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.46000000834465027}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322589","display_name":"Taiwan Semiconductor Manufacturing Company","ror":"https://ror.org/02wx79d08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1973672456","https://openalex.org/W2049957095","https://openalex.org/W2058275835","https://openalex.org/W2097985780","https://openalex.org/W2097988393","https://openalex.org/W2100948345","https://openalex.org/W2113420173","https://openalex.org/W2113798448","https://openalex.org/W2114870379","https://openalex.org/W2125117492","https://openalex.org/W2131498089","https://openalex.org/W2142238317","https://openalex.org/W2147776616","https://openalex.org/W2158150288","https://openalex.org/W2169709803","https://openalex.org/W2171801014","https://openalex.org/W4256170753","https://openalex.org/W6674672280"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2170552397","https://openalex.org/W2540393334","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2085828379","https://openalex.org/W2271847574","https://openalex.org/W2017144313"],"abstract_inverted_index":{"There":[0],"is":[1,34,105,112,156],"an":[2,102],"increasing":[3],"need":[4],"for":[5,124,130,190,205],"configurable":[6,31],"quasi-cyclic":[7],"low-density":[8],"parity-check":[9],"(QC-LDPC)":[10],"decoders":[11],"that":[12,39,195],"can":[13],"support":[14],"a":[15,23,30,35,48,56,95,118,125,137,148],"family":[16],"of":[17,22,43,78,127,184],"structurally":[18],"compatible":[19],"codes":[20,128],"instead":[21],"single":[24],"code.":[25],"The":[26,122,153],"key":[27,64],"component":[28],"in":[29,69,80,94,168],"QC-LDPC":[32,57,208],"decoder":[33],"programmable":[36],"circular-shift":[37],"network":[38,59],"supports":[40],"cyclic":[41],"shifts":[42],"any":[44],"size":[45],"up":[46],"to":[47,114,158],"predefined":[49],"maximum":[50],"submatrix":[51],"size.":[52],"This":[53],"paper":[54,180],"presents":[55,181],"shift":[58],"(QSN),":[60],"which":[61,84],"has":[62],"two":[63],"advantages":[65],"over":[66],"state-of-the-art":[67],"solutions":[68],"recent":[70],"literature.":[71],"First,":[72],"the":[73,76,81,86,108,164,185,196,201],"QSN":[74,197],"reduces":[75],"number":[77],"stages":[79],"critical":[82],"path,":[83],"improves":[85],"clock":[87],"frequency":[88],"and":[89,116,147,170,187,193],"makes":[90],"it":[91],"scalable,":[92],"particularly":[93],"field-programmable":[96],"gate":[97],"array":[98],"(FPGA)-based":[99],"implementation":[100,155,167],"where":[101],"interconnect":[103],"delay":[104],"dominant.":[106],"Second,":[107],"QSN's":[109],"control":[110,176],"logic":[111],"simple":[113],"generate":[115],"occupies":[117],"significantly":[119],"smaller":[120],"area.":[121,177],"QSNs":[123],"variety":[126],"suitable":[129],"emerging":[131],"applications":[132],"are":[133],"implemented,":[134],"targeting":[135],"both":[136],"180-nm":[138],"Taiwan":[139],"Semiconductor":[140],"Manufacturing":[141],"Company":[142],"Ltd.":[143],"complimentary":[144],"metal-oxide-semiconductor":[145],"library":[146],"Xilinx":[149],"Virtex":[150],"4":[151],"FPGA.":[152],"proposed":[154],"shown":[157],"be":[159],"2.1":[160],"times":[161,174],"faster":[162],"than":[163],"best":[165],"known":[166],"literature":[169],"requires":[171],"almost":[172],"eight":[173],"less":[175],"Furthermore,":[178],"this":[179],"analytical":[182],"models":[183],"critical-path":[186],"datapath":[188],"complexity":[189],"arbitrary-sized":[191],"submatrices":[192],"proves":[194],"indeed":[198],"generates":[199],"all":[200],"output":[202],"combinations":[203],"required":[204],"implementing":[206],"reconfigurable":[207],"decoders.":[209]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}