{"id":"https://openalex.org/W2157212773","doi":"https://doi.org/10.1109/tcsii.2010.2049923","title":"A Scan Cell Design for Scan-Based Debugging of an SoC With Multiple Clock Domains","display_name":"A Scan Cell Design for Scan-Based Debugging of an SoC With Multiple Clock Domains","publication_year":2010,"publication_date":"2010-07-01","ids":{"openalex":"https://openalex.org/W2157212773","doi":"https://doi.org/10.1109/tcsii.2010.2049923","mag":"2157212773"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2010.2049923","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2010.2049923","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033133401","display_name":"Hyunbean Yi","orcid":"https://orcid.org/0009-0008-9895-5708"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hyunbean Yi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054064879","display_name":"Sandip Kundu","orcid":"https://orcid.org/0000-0001-8221-3824"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandip Kundu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA, USA","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046420199","display_name":"Sangwook Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sangwook Cho","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Hanyang University, Ansan, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Hanyang University, Ansan, South Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000375941","display_name":"Sungju Park","orcid":"https://orcid.org/0000-0003-2322-232X"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungju Park","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Hanyang University, Ansan, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Hanyang University, Ansan, South Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033133401"],"corresponding_institution_ids":["https://openalex.org/I24603500"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.18308271,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"57","issue":"7","first_page":"561","last_page":"565"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9575878381729126},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.8564918041229248},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7059457898139954},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6630890369415283},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5878733396530151},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.5219070911407471},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.4502496123313904},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44147640466690063},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3838745057582855},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.16650843620300293},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13097628951072693},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11447304487228394}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9575878381729126},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.8564918041229248},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7059457898139954},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6630890369415283},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5878733396530151},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.5219070911407471},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.4502496123313904},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44147640466690063},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3838745057582855},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.16650843620300293},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13097628951072693},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11447304487228394}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2010.2049923","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2010.2049923","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:repository.hanyang.ac.kr:20.500.11754/89189","is_oa":false,"landing_page_url":"http://repository.hanyang.ac.kr/handle/20.500.11754/89189","pdf_url":null,"source":{"id":"https://openalex.org/S4306401328","display_name":"The Royal Society of Chemistry\u2019s Journals, Books and Databases (The Royal Society of Chemistry)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2751430930","host_organization_name":"Royal Society of Chemistry","host_organization_lineage":["https://openalex.org/I2751430930"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W117147670","https://openalex.org/W1902443706","https://openalex.org/W2000905221","https://openalex.org/W2040937425","https://openalex.org/W2095854047","https://openalex.org/W2104655262","https://openalex.org/W2119677575","https://openalex.org/W2126823681","https://openalex.org/W2148960378","https://openalex.org/W2162925013","https://openalex.org/W6604745190"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2485489551","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2388687068","https://openalex.org/W2391643687"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,7,27,34,70],"design-for-debug":[4],"technique":[5],"for":[6],"system-on-a-chip":[8],"with":[9],"multiple":[10],"clock":[11,23],"domains.":[12],"We":[13],"describe":[14],"the":[15,55,58,76],"debugging":[16],"limitations":[17],"that":[18],"can":[19],"exist":[20],"between":[21],"different":[22],"domains":[24],"when":[25],"performing":[26],"scan-based":[28],"debug":[29,38,66],"methodology":[30],"and":[31,37,53,61],"then":[32],"propose":[33],"scan":[35,47],"cell":[36,48],"control":[39,67],"logic":[40,68],"to":[41,51,81],"address":[42],"those":[43],"limitations.":[44],"The":[45,65],"proposed":[46],"is":[49],"designed":[50],"hold":[52],"shift":[54],"current":[56],"or":[57],"previous":[59],"state":[60],"support":[62],"online":[63],"debug.":[64],"optimizes":[69],"core":[71],"test":[72,79],"infrastructure":[73],"such":[74],"as":[75],"IEEE":[77],"1500":[78],"wrapper":[80],"minimize":[82],"area":[83],"overhead.":[84]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2016-06-24T00:00:00"}