{"id":"https://openalex.org/W2148904786","doi":"https://doi.org/10.1109/tcsii.2010.2047320","title":"Comparative Analysis of NoCs for Two-Dimensional Versus Three-Dimensional SoCs Supporting Multiple Voltage and Frequency Islands","display_name":"Comparative Analysis of NoCs for Two-Dimensional Versus Three-Dimensional SoCs Supporting Multiple Voltage and Frequency Islands","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2148904786","doi":"https://doi.org/10.1109/tcsii.2010.2047320","mag":"2148904786"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2010.2047320","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2010.2047320","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/150053","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015409850","display_name":"Ciprian Seiculescu","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Ciprian Seiculescu","raw_affiliation_strings":["Integrated Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077839627","display_name":"Srinivasan Murali","orcid":"https://orcid.org/0000-0002-4019-8272"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Srinivasan Murali","raw_affiliation_strings":["Integrated Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["Dipartimento Elettronica Informatica e Sistemistica DEIS, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento Elettronica Informatica e Sistemistica DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Integrated Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5015409850"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":5.2157,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.95884326,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"57","issue":"5","first_page":"364","last_page":"368"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9878000020980835,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.601061999797821},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.5897458791732788},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5646377801895142},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5050123333930969},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5015580654144287},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48926493525505066},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4767609238624573},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.45616820454597473},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.2130359709262848},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.10168766975402832}],"concepts":[{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.601061999797821},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.5897458791732788},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5646377801895142},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5050123333930969},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5015580654144287},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48926493525505066},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4767609238624573},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.45616820454597473},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.2130359709262848},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.10168766975402832},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/tcsii.2010.2047320","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2010.2047320","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.1027.3896","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1027.3896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://infoscience.epfl.ch/record/150053/files/05462918.pdf","raw_type":"text"},{"id":"pmh:oai:cris.unibo.it:11585/94475","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/94475","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:infoscience.epfl.ch:150053","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/150053","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.tind.io:150053","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/51739","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"research article"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:150053","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/150053","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1541633348","https://openalex.org/W1559789667","https://openalex.org/W1600358781","https://openalex.org/W1975703516","https://openalex.org/W1983067779","https://openalex.org/W2014189044","https://openalex.org/W2027363446","https://openalex.org/W2079652913","https://openalex.org/W2098143668","https://openalex.org/W2104283712","https://openalex.org/W2105331022","https://openalex.org/W2106537813","https://openalex.org/W2106665917","https://openalex.org/W2111934774","https://openalex.org/W2124449277","https://openalex.org/W2125501216","https://openalex.org/W2132231415","https://openalex.org/W2132249049","https://openalex.org/W2132321891","https://openalex.org/W2135933214","https://openalex.org/W2136011486","https://openalex.org/W2139156814","https://openalex.org/W2144149750","https://openalex.org/W2155759572","https://openalex.org/W2157374670","https://openalex.org/W2158921969","https://openalex.org/W2159218826","https://openalex.org/W2160642395","https://openalex.org/W2538960833","https://openalex.org/W2665082393","https://openalex.org/W3136310872","https://openalex.org/W4214490465","https://openalex.org/W4239080746","https://openalex.org/W4242948965","https://openalex.org/W4247314338","https://openalex.org/W4285719527","https://openalex.org/W6677018455","https://openalex.org/W6680198301","https://openalex.org/W6683248878"],"related_works":["https://openalex.org/W2615598724","https://openalex.org/W2358304601","https://openalex.org/W154749848","https://openalex.org/W2365182058","https://openalex.org/W2155019192","https://openalex.org/W2099004443","https://openalex.org/W1739870862","https://openalex.org/W2014709025","https://openalex.org/W1984658281","https://openalex.org/W2069162780"],"abstract_inverted_index":{"In":[0,33,70],"many":[1,67],"of":[2,39,55,78,116,137],"today's":[3],"<i":[4],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[5],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">system-on-chip</i>":[6],"(SoC)":[7],"designs,":[8,36],"the":[9,21,37,44,75,79,120,135,146,164],"cores":[10],"are":[11,49,183],"partitioned":[12],"into":[13],"multiple":[14,108],"voltage":[15],"and":[16,20,62,85,104],"frequency":[17],"islands":[18],"(VFIs),":[19],"global":[22],"interconnect":[23],"is":[24,57,168],"implemented":[25],"using":[26,119],"a":[27,52,94,112,123],"packet-switched":[28],"network":[29],"on":[30,82,134],"chip":[31],"(NoC).":[32],"such":[34,89],"VFI-based":[35],"benefits":[38,77],"3-D":[40,80,105,176],"integration":[41],"in":[42,59,166],"reducing":[43],"NoC":[45,83],"power":[46,56,84,130],"or":[47],"delay":[48,86,167],"unclear,":[50],"as":[51,154],"significant":[53],"fraction":[54],"spent":[58],"link-level":[60],"synchronization,":[61],"stacked":[63],"designs":[64],"may":[65],"impose":[66],"synchronization":[68],"boundaries.":[69],"this":[71],"brief,":[72],"we":[73],"show":[74,93,128,162],"quantitative":[76],"technology":[81],"values":[87],"for":[88,97,101,122,148],"application-specific":[90,99],"designs.":[91],"We":[92,110],"design":[95],"flow":[96,121],"building":[98],"NoCs":[100,117],"both":[102,182],"2-D":[103,174],"SoCs":[106],"with":[107],"VFIs.":[109],"present":[111],"detailed":[113],"case":[114],"study":[115],"designed":[118,184],"mobile":[124],"platform.":[125],"Our":[126,159],"results":[127],"that":[129,163],"savings":[131],"strongly":[132],"depend":[133],"number":[136],"VFIs":[138],"used":[139],"(up":[140,178],"to":[141,175,179],"32%":[142],"reduction).":[143],"This":[144],"motivates":[145],"need":[147],"an":[149],"early":[150],"architectural":[151],"space":[152],"exploration,":[153],"allowed":[155],"by":[156],"our":[157],"flow.":[158],"experiments":[160],"also":[161],"reduction":[165],"only":[169],"marginal":[170],"when":[171],"moving":[172],"from":[173],"systems":[177],"11%),":[180],"if":[181],"efficiently.":[185]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":6}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}