{"id":"https://openalex.org/W2036425422","doi":"https://doi.org/10.1109/tcsii.2010.2047308","title":"Multichannel Clock and Data Recovery: A Synchronous Approach","display_name":"Multichannel Clock and Data Recovery: A Synchronous Approach","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2036425422","doi":"https://doi.org/10.1109/tcsii.2010.2047308","mag":"2036425422"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2010.2047308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2010.2047308","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051062869","display_name":"Ahmed Nassar","orcid":"https://orcid.org/0000-0003-1697-5665"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":true,"raw_author_name":"Ahmed Nassar","raw_affiliation_strings":["Department of Electronics and Communications, Faculty of Engineering, Cairo University, Giza, Egypt","Dept. of Electron. & Commun., Cairo Univ., Giza, Egypt"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications, Faculty of Engineering, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]},{"raw_affiliation_string":"Dept. of Electron. & Commun., Cairo Univ., Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112344887","display_name":"Ahmed Emira","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed Emira","raw_affiliation_strings":["Department of Electronics and Communications, Faculty of Engineering, Cairo University, Giza, Egypt","Dept. of Electron. & Commun., Cairo Univ., Giza, Egypt"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications, Faculty of Engineering, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]},{"raw_affiliation_string":"Dept. of Electron. & Commun., Cairo Univ., Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012834813","display_name":"Ahmed N. Mohieldin","orcid":"https://orcid.org/0000-0001-7500-4514"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed Nader Mohieldin","raw_affiliation_strings":["Department of Electronics and Communications, Faculty of Engineering, Cairo University, Giza, Egypt","Dept. of Electron. & Commun., Cairo Univ., Giza, Egypt"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications, Faculty of Engineering, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]},{"raw_affiliation_string":"Dept. of Electron. & Commun., Cairo Univ., Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040946917","display_name":"Ahmed Hussien","orcid":"https://orcid.org/0000-0002-7342-9874"},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed Hussien","raw_affiliation_strings":["Department of Electronics and Communications, Faculty of Engineering, Cairo University, Giza, Egypt","Dept. of Electron. & Commun., Cairo Univ., Giza, Egypt"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communications, Faculty of Engineering, Cairo University, Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]},{"raw_affiliation_string":"Dept. of Electron. & Commun., Cairo Univ., Giza, Egypt","institution_ids":["https://openalex.org/I145487455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051062869"],"corresponding_institution_ids":["https://openalex.org/I145487455"],"apc_list":null,"apc_paid":null,"fwci":0.5773,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71180996,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"57","issue":"5","first_page":"329","last_page":"333"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9902999997138977,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9886999726295471,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8605443239212036},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.6689045429229736},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.665431559085846},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6080584526062012},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.44189172983169556},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.44138845801353455},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33560746908187866},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3290434181690216},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29871007800102234},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18844923377037048},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14865639805793762},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12054207921028137},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1126377284526825},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.07910528779029846}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8605443239212036},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.6689045429229736},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.665431559085846},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6080584526062012},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.44189172983169556},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.44138845801353455},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33560746908187866},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3290434181690216},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29871007800102234},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18844923377037048},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14865639805793762},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12054207921028137},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1126377284526825},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.07910528779029846},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2010.2047308","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2010.2047308","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2034525900","https://openalex.org/W2104660976","https://openalex.org/W2112489816","https://openalex.org/W2124390946","https://openalex.org/W2132876868","https://openalex.org/W2144615301","https://openalex.org/W2147390479","https://openalex.org/W2163272875"],"related_works":["https://openalex.org/W2070109416","https://openalex.org/W1523213765","https://openalex.org/W2388316590","https://openalex.org/W4388486464","https://openalex.org/W2121182846","https://openalex.org/W2040399070","https://openalex.org/W2902200568","https://openalex.org/W2380576078","https://openalex.org/W3157583314","https://openalex.org/W2261105975"],"abstract_inverted_index":{"<para":[0],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[1],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[2],"This":[3],"brief":[4],"proposes":[5],"a":[6,25,55,98,104],"scalable":[7],"multichannel":[8],"clock":[9,86],"and":[10,23,107],"data":[11,89],"recovery":[12],"architecture":[13,38,67,93],"that":[14],"exploits":[15],"the":[16,57,84],"synchrony":[17],"of":[18,49],"multiple":[19,32],"point-to-point":[20],"serial":[21],"links":[22],"uses":[24],"single":[26],"voltage-controlled":[27],"oscillator":[28],"(VCO)":[29],"to":[30,46,83],"drive":[31],"phase":[33],"detection":[34],"loops.":[35,53],"The":[36,92],"proposed":[37],"can":[39],"be":[40],"naturally":[41],"reduced":[42],"<emphasis":[43],"emphasistype=\"boldital\">by":[44],"design</emphasis>":[45],"an":[47],"ensemble":[48],"weakly":[50],"interacting":[51],"delay-locked":[52],"As":[54],"result,":[56],"jitter":[58,81,90],"peaking":[59],"problem":[60],"is":[61,94],"asymptotically":[62],"eliminated,":[63],"which":[64],"makes":[65],"this":[66],"well":[68],"suited":[69],"for":[70],"use":[71],"in":[72],"long-haul":[73],"repeater":[74],"chains.":[75],"Moreover,":[76],"it":[77],"allows":[78],"controlling":[79],"VCO":[80],"transfer":[82],"recovered":[85],"without":[87],"affecting":[88],"transfer.":[91],"demonstrated":[95],"both":[96],"by":[97],"Verilog-A":[99],"behavioral":[100],"model":[101],"along":[102],"with":[103],"rigorous":[105],"system":[106],"statistical":[108],"analysis.":[109],"</para>":[110]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}