{"id":"https://openalex.org/W2162015239","doi":"https://doi.org/10.1109/tcsii.2009.2023351","title":"Net-Sensitivity-Based Optimization of Large-Scale Field-Programmable Analog Array (FPAA) Placement and Routing","display_name":"Net-Sensitivity-Based Optimization of Large-Scale Field-Programmable Analog Array (FPAA) Placement and Routing","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2162015239","doi":"https://doi.org/10.1109/tcsii.2009.2023351","mag":"2162015239"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2009.2023351","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2009.2023351","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041703213","display_name":"Fa\u00edk Ba\u015fkaya","orcid":"https://orcid.org/0000-0001-6743-3992"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"F. Baskaya","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033437141","display_name":"David V. Anderson","orcid":"https://orcid.org/0000-0002-8571-4613"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.V. Anderson","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5041703213"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":1.7945,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.86467247,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"56","issue":"7","first_page":"565","last_page":"569"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.9424452781677246},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6177017688751221},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5929803848266602},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5668171644210815},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.5162072777748108},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.51585453748703},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5135612487792969},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.4984734058380127},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.47930875420570374},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.46945613622665405},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4613831639289856},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4146217703819275},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4105679392814636},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4095320999622345},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3297145366668701},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3193775713443756},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22613441944122314},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.21190044283866882},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2018909752368927},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.1498127281665802},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14671039581298828}],"concepts":[{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.9424452781677246},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6177017688751221},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5929803848266602},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5668171644210815},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.5162072777748108},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.51585453748703},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5135612487792969},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.4984734058380127},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.47930875420570374},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.46945613622665405},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4613831639289856},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4146217703819275},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4105679392814636},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4095320999622345},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3297145366668701},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3193775713443756},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22613441944122314},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.21190044283866882},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2018909752368927},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.1498127281665802},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14671039581298828},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2009.2023351","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2009.2023351","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1508791357","https://openalex.org/W1536945048","https://openalex.org/W1859405014","https://openalex.org/W2024060531","https://openalex.org/W2101485986","https://openalex.org/W2106267865","https://openalex.org/W2108137614","https://openalex.org/W2111809466","https://openalex.org/W2128890914","https://openalex.org/W2132128385","https://openalex.org/W2134682148","https://openalex.org/W2143806010","https://openalex.org/W2165607951","https://openalex.org/W4235685203"],"related_works":["https://openalex.org/W2028682231","https://openalex.org/W1536393281","https://openalex.org/W2184193821","https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2096970714","https://openalex.org/W4245336546","https://openalex.org/W2101485986","https://openalex.org/W2051886008","https://openalex.org/W2035081722"],"abstract_inverted_index":{"Modern":[0],"advances":[1],"in":[2,43,99,121],"reconfigurable":[3],"technologies":[4],"are":[5,69],"allowing":[6],"analog":[7,20,30,36,101,115],"circuit":[8,97,165,186],"designers":[9],"to":[10,125,179],"benefit":[11],"from":[12],"the":[13,23,54,73,83,89,100,114,143,152,184,191],"computational":[14],"flexibility":[15],"provided":[16],"by":[17],"large-scale":[18],"field-programmable":[19],"arrays.":[21],"With":[22],"component":[24],"density":[25],"of":[26,82,93,113,142,193],"these":[27,67],"devices,":[28],"small":[29],"circuits,":[31],"as":[32,34,109,151,174],"well":[33],"larger":[35],"systems,":[37],"can":[38],"be":[39,107],"synthesized":[40,185],"and":[41,47,62,135,176],"tested":[42],"a":[44,49,127,163],"shorter":[45],"time":[46],"at":[48],"lower":[50],"cost,":[51],"compared":[52],"with":[53,131],"full":[55],"design":[56,64],"cycle.":[57],"However,":[58],"automated":[59],"development":[60],"platforms":[61],"computer-aided":[63],"tools":[65,76],"for":[66,77,86,140,155],"devices":[68],"far":[70],"fewer":[71],"than":[72],"physical":[74,116,128],"synthesis":[75,117,129,144,168],"their":[78],"digital":[79],"counterparts.":[80],"One":[81],"major":[84],"reasons":[85],"this":[87,122],"is":[88,124,159],"considerably":[90],"higher":[91],"impact":[92],"interconnect":[94],"parasitics":[95],"on":[96,162],"functionality":[98],"domain;":[102],"therefore,":[103],"performance":[104],"optimization":[105,133],"must":[106],"recognized":[108],"an":[110,132,136],"indispensable":[111],"step":[112],"flow.":[118],"Our":[119,167],"goal":[120],"brief":[123],"present":[126],"framework":[130],"core":[134],"integrated":[137],"simulation":[138,153],"environment":[139],"verification":[141],"results.":[145],"Although":[146],"SPICE":[147,172],"has":[148],"been":[149],"used":[150],"tool":[154,169],"our":[156,194],"experiments,":[157],"there":[158],"no":[160],"dependency":[161],"particular":[164],"simulator.":[166],"currently":[170],"accepts":[171],"netlists":[173],"input":[175],"gives":[177],"priority":[178],"user-specified":[180],"metrics":[181],"when":[182],"optimizing":[183],"performance.":[187],"Experimental":[188],"results":[189],"demonstrate":[190],"effectiveness":[192],"approach.":[195]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}