{"id":"https://openalex.org/W2097730691","doi":"https://doi.org/10.1109/tcsii.2009.2022203","title":"A Fully Polynomial-Time Approximation Scheme for Timing-Constrained Minimum Cost Layer Assignment","display_name":"A Fully Polynomial-Time Approximation Scheme for Timing-Constrained Minimum Cost Layer Assignment","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2097730691","doi":"https://doi.org/10.1109/tcsii.2009.2022203","mag":"2097730691"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2009.2022203","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits and Systems Ii-express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031580282","display_name":"Shiyan Hu","orcid":"https://orcid.org/0000-0003-2512-0634"},"institutions":[{"id":"https://openalex.org/I11957088","display_name":"Michigan Technological University","ror":"https://ror.org/0036rpn28","country_code":"US","type":"education","lineage":["https://openalex.org/I11957088"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shiyan Hu","raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Michigan Technol. Univ., Houghton, MI, USA#TAB#","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Michigan Technol. Univ., Houghton, MI, USA#TAB#"]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019147003","display_name":"Zhuo Li","orcid":"https://orcid.org/0009-0009-0631-7977"},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhuo Li","raw_affiliation_string":"IBM Austin Research Laboratory, Austin TX","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin TX"]},{"author_position":"last","author":{"id":"https://openalex.org/A5022149726","display_name":"Charles J. Alpert","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.J. Alpert","raw_affiliation_string":"IBM Austin Research Laboratory, Austin TX","raw_affiliation_strings":["IBM Austin Research Laboratory, Austin TX"]}],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":9,"cited_by_percentile_year":{"min":85,"max":86},"biblio":{"volume":"56","issue":"7","first_page":"580","last_page":"584"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-Power VLSI Circuit Design and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-Power VLSI Circuit Design and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits","score":0.9999,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"Very Large Scale Integration Testing","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"keyword":"layer","score":0.2846},{"keyword":"cost","score":0.2665},{"keyword":"polynomial-time","score":0.25},{"keyword":"timing-constrained","score":0.25}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.61871135},{"id":"https://openalex.org/C90119067","wikidata":"https://www.wikidata.org/wiki/Q43260","display_name":"Polynomial","level":2,"score":0.5159541},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.50023055},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.49691227},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.48149025},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.4288028},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4267851},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41179007},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.34214616},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3053849},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.21331665},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.139774},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13854122},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.123024434},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.11317474},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2009.2022203","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits and Systems Ii-express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[],"grants":[],"referenced_works_count":11,"referenced_works":["https://openalex.org/W1968636796","https://openalex.org/W1999938868","https://openalex.org/W2025740075","https://openalex.org/W2049546399","https://openalex.org/W2096773724","https://openalex.org/W2113537658","https://openalex.org/W2123316553","https://openalex.org/W2130626677","https://openalex.org/W2137428232","https://openalex.org/W2160658249","https://openalex.org/W4231119589"],"related_works":["https://openalex.org/W2098218272","https://openalex.org/W2748922771","https://openalex.org/W1657880117","https://openalex.org/W2595172197","https://openalex.org/W2127970246","https://openalex.org/W2084856301","https://openalex.org/W1001352512","https://openalex.org/W4382618745","https://openalex.org/W2885125400","https://openalex.org/W1989889224"],"ngrams_url":"https://api.openalex.org/works/W2097730691/ngrams","abstract_inverted_index":{"As":[0,144],"VLSI":[1],"technology":[2],"enters":[3],"the":[4,7,11,33,46,57,85,105,108,133,163,212,217,223,233,242,247,260,275,283],"nanoscale":[5],"regime,":[6],"interconnect":[8],"delay":[9],"becomes":[10],"bottleneck":[12],"of":[13,48,107,121,171,214,225],"circuit":[14],"performance.":[15],"Compared":[16],"with":[17,288],"gate":[18],"delays,":[19],"wires":[20,55,98,122],"are":[21,61],"becoming":[22],"increasingly":[23],"resistive,":[24],"making":[25],"it":[26],"more":[27,36],"difficult":[28],"to":[29,52,69,84,99,116,123,126,141,256],"propagate":[30],"signals":[31],"across":[32],"chip.":[34],"However,":[35],"advanced":[37],"technologies":[38],"(65":[39],"and":[40,65,72,228],"45":[41],"nm)":[42],"provide":[43],"relief":[44],"as":[45],"number":[47,213,224],"metal":[49,59],"layers":[50,60],"continues":[51],"increase.":[53],"The":[54,113,158],"on":[56,75,268],"upper":[58],"much":[62],"less":[63],"resistive":[64],"can":[66,161,278],"be":[67,111,142],"used":[68],"drive":[70],"further":[71],"faster":[73,281],"than":[74,282],"thin":[76],"metals.":[77],"This":[78,239],"provides":[79],"an":[80],"entirely":[81],"new":[82,159,261,276],"dimension":[83],"traditional":[86],"wire-sizing":[87],"problem,":[88],"namely,":[89],"layer":[90,136,165,251],"assignment":[91,137,166,252],"for":[92,148,201,246],"efficient":[93],"timing":[94,128],"closure.":[95],"Assigning":[96],"all":[97],"thick":[100,124],"metals":[101,125],"improves":[102],"timing;":[103],"however,":[104],"routability":[106],"design":[109],"may":[110],"hurt.":[112],"challenge":[114],"is":[115,139,156,211,222,232,263],"assign":[117],"a":[118,145,151,169],"minimal":[119],"amount":[120],"meet":[127],"constraints.":[129],"In":[130,254],"this":[131],"brief,":[132],"minimum":[134,249],"cost":[135,235,250],"problem":[138],"proven":[140],"NP-complete.":[143],"theoretical":[146,244,258],"solution":[147,167],"NP-complete":[149],"problems,":[150],"fully":[152],"polynomial-time":[153],"approximation":[154],"scheme":[155],"proposed.":[157],"algorithm":[160,262,277],"approximate":[162],"optimal":[164,284],"by":[168],"factor":[170],"1":[172],"+":[173],"isin":[174,195,204],"in":[175,216],"O":[178],"(":[179],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">m":[182,221],"log":[183,184],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">M":[187,231],"ldr":[188],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">n":[191,210],"3":[194],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2":[198],")":[199],"time":[200],"0":[202],"<":[203,205],"1,":[206],"where":[207],"nodes":[215],"tree,":[218],"routing":[226],"layers,":[227],"maximum":[234],"ratio":[236],"among":[237],"layers.":[238],"work":[240],"presents":[241],"first":[243],"advance":[245],"timing-driven":[248],"problem.":[253],"addition":[255],"its":[257],"guarantee,":[259],"highly":[264],"practical.":[265],"Our":[266],"experiments":[267],"500":[269],"industrial":[270],"test":[271],"cases":[272],"demonstrate":[273],"that":[274],"run":[279],"2times":[280],"dynamic":[285],"programming":[286],"algorithm,":[287],"only":[289],"2%":[290],"additional":[291],"wire.":[292]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2097730691","counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2024-03-22T06:53:17.395750","created_date":"2016-06-24"}