{"id":"https://openalex.org/W2127142182","doi":"https://doi.org/10.1109/tcsii.2009.2020945","title":"Design Solutions for Sample-and-Hold Circuits in CMOS Nanometer Technologies","display_name":"Design Solutions for Sample-and-Hold Circuits in CMOS Nanometer Technologies","publication_year":2009,"publication_date":"2009-05-27","ids":{"openalex":"https://openalex.org/W2127142182","doi":"https://doi.org/10.1109/tcsii.2009.2020945","mag":"2127142182"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2009.2020945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2009.2020945","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030782483","display_name":"Francesco Centurelli","orcid":"https://orcid.org/0000-0003-3880-2546"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"F. Centurelli","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","Dipt. di Ing. Elettron., Univ. di Roma La Sapienza, Rome"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipt. di Ing. Elettron., Univ. di Roma La Sapienza, Rome","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070430111","display_name":"Pietro Monsurr\u00f2","orcid":"https://orcid.org/0000-0002-3821-6566"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Monsurro","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","Dipt. di Ing. Elettron., Univ. di Roma La Sapienza, Rome"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipt. di Ing. Elettron., Univ. di Roma La Sapienza, Rome","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004729135","display_name":"Salvatore Pennisi","orcid":"https://orcid.org/0000-0002-5803-484X"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Pennisi","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi, Universit\u00e0 di Catania, Catania, Italy","Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi Universit\u00e0 di Catania Catania Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica Elettronica e dei Sistemi, Universit\u00e0 di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica, Elettronica e dei Sistemi Universit\u00e0 di Catania Catania Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Scotti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","Dipt. di Ing. Elettron., Univ. di Roma La Sapienza, Rome"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipt. di Ing. Elettron., Univ. di Roma La Sapienza, Rome","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Trifiletti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","Dipt. di Ing. Elettron., Univ. di Roma La Sapienza, Rome"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica, Universit\u00e0 di Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Dipt. di Ing. Elettron., Univ. di Roma La Sapienza, Rome","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5030782483"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.8894,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.76244791,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"56","issue":"6","first_page":"459","last_page":"463"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7545123100280762},{"id":"https://openalex.org/keywords/sample-and-hold","display_name":"Sample and hold","score":0.6325469017028809},{"id":"https://openalex.org/keywords/total-harmonic-distortion","display_name":"Total harmonic distortion","score":0.6163029670715332},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5276663899421692},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5264542698860168},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5165371298789978},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5128521919250488},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5020005702972412},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4831902086734772},{"id":"https://openalex.org/keywords/differential-amplifier","display_name":"Differential amplifier","score":0.4756602644920349},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4500636160373688},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4297184646129608},{"id":"https://openalex.org/keywords/spurious-relationship","display_name":"Spurious relationship","score":0.42086827754974365},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.34658128023147583},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2831878662109375}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7545123100280762},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.6325469017028809},{"id":"https://openalex.org/C42156128","wikidata":"https://www.wikidata.org/wiki/Q162641","display_name":"Total harmonic distortion","level":3,"score":0.6163029670715332},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5276663899421692},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5264542698860168},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5165371298789978},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5128521919250488},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5020005702972412},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4831902086734772},{"id":"https://openalex.org/C11722477","wikidata":"https://www.wikidata.org/wiki/Q1056298","display_name":"Differential amplifier","level":4,"score":0.4756602644920349},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4500636160373688},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4297184646129608},{"id":"https://openalex.org/C97256817","wikidata":"https://www.wikidata.org/wiki/Q1462316","display_name":"Spurious relationship","level":2,"score":0.42086827754974365},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.34658128023147583},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2831878662109375},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2009.2020945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2009.2020945","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/229405","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/229405","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5899999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2086568432","https://openalex.org/W2096668447","https://openalex.org/W2098132992","https://openalex.org/W2116188957","https://openalex.org/W2130500333","https://openalex.org/W2131189523","https://openalex.org/W2142641748","https://openalex.org/W2145851697","https://openalex.org/W2148556673","https://openalex.org/W2151589511","https://openalex.org/W2161896136","https://openalex.org/W2165167509","https://openalex.org/W4236480226"],"related_works":["https://openalex.org/W2034310430","https://openalex.org/W2355253655","https://openalex.org/W1990665344","https://openalex.org/W2105331580","https://openalex.org/W2129227944","https://openalex.org/W2186089100","https://openalex.org/W756996337","https://openalex.org/W1946866718","https://openalex.org/W2112604285","https://openalex.org/W2054138128"],"abstract_inverted_index":{"Solutions":[0],"for":[1],"the":[2,61,106],"design":[3,17],"of":[4],"low-voltage":[5,98],"sample-and-hold":[6],"(S/H)":[7],"circuits":[8],"in":[9,105],"CMOS":[10,30],"nanometer":[11],"technologies":[12],"are":[13,72],"presented.":[14],"As":[15],"a":[16,19,28,41,52,96,101,110],"example,":[18],"0.8-V":[20],"supply":[21],"S/H":[22],"is":[23],"designed":[24],"and":[25,38,50,68,75,89,109,118],"simulated":[26,62],"using":[27],"130-nm":[29],"process.":[31],"It":[32],"dissipates":[33],"0.5":[34],"mW":[35],"at":[36,47],"dc":[37],"provides":[39],"almost":[40],"rail-to-rail":[42],"signal":[43],"swing.":[44],"When":[45],"clocked":[46],"40":[48],"MS/s":[49],"with":[51,82],"1.4-":[53],"V":[54],"<sub":[55],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[56],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">PP</sub>":[57],"differential":[58,107],"input":[59],"signal,":[60],"spurious-free":[63],"dynamic":[64],"range,":[65],"signal-to-noise":[66],"ratio,":[67],"total":[69],"harmonic":[70],"distortion":[71],"57,":[73],"67,":[74],"-56":[76],"dB":[77],"(9":[78],"equivalent":[79],"bits),":[80],"respectively,":[81],"low":[83],"sensitivity":[84],"to":[85],"supply,":[86],"temperature,":[87],"process,":[88],"mismatch":[90],"variations.":[91],"The":[92],"proposed":[93],"solution":[94],"employs":[95],"three-stage":[97],"amplifier":[99],"without":[100],"tail":[102],"current":[103],"source":[104],"pair":[108],"switch":[111],"topology,":[112],"which":[113],"combines":[114],"clock":[115],"voltage":[116],"doubling":[117],"dummy":[119],"switches.":[120]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}