{"id":"https://openalex.org/W3150415597","doi":"https://doi.org/10.1109/tcsii.2009.2020930","title":"Synchronizing Redundant Cores in a Dynamic DMR Multicore Architecture","display_name":"Synchronizing Redundant Cores in a Dynamic DMR Multicore Architecture","publication_year":2009,"publication_date":"2009-05-27","ids":{"openalex":"https://openalex.org/W3150415597","doi":"https://doi.org/10.1109/tcsii.2009.2020930","mag":"3150415597"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2009.2020930","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2009.2020930","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069701905","display_name":"Amit Golander","orcid":"https://orcid.org/0009-0000-6798-6183"},"institutions":[{"id":"https://openalex.org/I16391192","display_name":"Tel Aviv University","ror":"https://ror.org/04mhzgx49","country_code":"IL","type":"education","lineage":["https://openalex.org/I16391192"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"A. Golander","raw_affiliation_strings":["Department of Electrical Engineering, Tel-Aviv University, Tel-Aviv, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Tel-Aviv University, Tel-Aviv, Israel","institution_ids":["https://openalex.org/I16391192"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070906001","display_name":"Shlomo Weiss","orcid":"https://orcid.org/0000-0002-0341-2743"},"institutions":[{"id":"https://openalex.org/I16391192","display_name":"Tel Aviv University","ror":"https://ror.org/04mhzgx49","country_code":"IL","type":"education","lineage":["https://openalex.org/I16391192"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"S. Weiss","raw_affiliation_strings":["Department of Electrical Engineering, Tel-Aviv University, Tel-Aviv, Israel"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Tel-Aviv University, Tel-Aviv, Israel","institution_ids":["https://openalex.org/I16391192"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043586560","display_name":"Ronny Ronen","orcid":"https://orcid.org/0000-0002-0341-284X"},"institutions":[{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"R. Ronen","raw_affiliation_strings":["Intel Israel Limited, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Intel Israel Limited, Haifa, Israel","institution_ids":["https://openalex.org/I4210104622"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069701905"],"corresponding_institution_ids":["https://openalex.org/I16391192"],"apc_list":null,"apc_paid":null,"fwci":0.3428,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69561288,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"56","issue":"6","first_page":"474","last_page":"478"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.8081949949264526},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.788111686706543},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.6820591688156128},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6314340829849243},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.5757841467857361},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5739808678627014},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5363290309906006},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.511064887046814},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48271986842155457},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.4706175625324249},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.46836626529693604},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4557156562805176},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.41971927881240845},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3423164188861847},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.30605125427246094},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2664570212364197},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08112019300460815}],"concepts":[{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.8081949949264526},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.788111686706543},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.6820591688156128},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6314340829849243},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.5757841467857361},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5739808678627014},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5363290309906006},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.511064887046814},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48271986842155457},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.4706175625324249},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.46836626529693604},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4557156562805176},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.41971927881240845},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3423164188861847},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.30605125427246094},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2664570212364197},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08112019300460815},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2009.2020930","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2009.2020930","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1973551931","https://openalex.org/W2098974092","https://openalex.org/W2101580666","https://openalex.org/W2102863623","https://openalex.org/W2133507530","https://openalex.org/W2164996345","https://openalex.org/W3149940895","https://openalex.org/W4230988763","https://openalex.org/W4244034697","https://openalex.org/W6675837356"],"related_works":["https://openalex.org/W3010700240","https://openalex.org/W3000471787","https://openalex.org/W2368872761","https://openalex.org/W1502602891","https://openalex.org/W3155063712","https://openalex.org/W2069921548","https://openalex.org/W3002892569","https://openalex.org/W2031800322","https://openalex.org/W2749948257","https://openalex.org/W2144561148"],"abstract_inverted_index":{"We":[0,14,70,86],"introduce":[1],"the":[2,34,39,76],"difficulties":[3],"in":[4,11,21],"processing":[5],"context":[6,45],"switches,":[7],"exceptions,":[8],"and":[9,52,84],"interrupts":[10,83],"DMR":[12,24],"architectures.":[13],"propose":[15,88],"ways":[16],"to":[17,38,64,74,81],"address":[18],"these":[19],"problems":[20],"a":[22,43,58,89],"dynamic":[23],"(DDMR)":[25],"architecture,":[26],"providing":[27],"methods":[28],"that":[29],"assure":[30],"both":[31],"cores":[32],"detect":[33],"event,":[35],"synchronize":[36],"it":[37],"same":[40],"instruction,":[41],"perform":[42],"secure":[44],"switch,":[46],"run":[47],"correct":[48],"interrupt":[49],"service":[50],"routines,":[51],"avoid":[53],"process":[54],"termination.":[55],"DDMR":[56],"uses":[57],"time-division":[59],"multiplexing":[60],"(TDM)":[61],"ring":[62,96],"architecture":[63],"dynamically":[65],"connect":[66],"pairs":[67],"of":[68],"cores.":[69],"enhance":[71],"this":[72],"protocol":[73],"include":[75],"different":[77],"message":[78],"types":[79],"required":[80],"handle":[82],"exceptions.":[85],"also":[87],"more":[90],"efficient":[91],"address-based,":[92],"rather":[93],"than":[94],"TDM-based,":[95],"architecture.":[97]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}