{"id":"https://openalex.org/W3141506519","doi":"https://doi.org/10.1109/tcsii.2009.2019167","title":"Leakage Current Reduction Using Subthreshold Source-Coupled Logic","display_name":"Leakage Current Reduction Using Subthreshold Source-Coupled Logic","publication_year":2009,"publication_date":"2009-04-28","ids":{"openalex":"https://openalex.org/W3141506519","doi":"https://doi.org/10.1109/tcsii.2009.2019167","mag":"3141506519"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2009.2019167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2009.2019167","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/135964","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052867620","display_name":"Armin Tajalli","orcid":"https://orcid.org/0000-0002-0222-3561"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"A. Tajalli","raw_affiliation_strings":["Microelectronic Systems Laboratory LSM, Swiss Federal Institute of Technology, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory LSM, Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Y. Leblebici","raw_affiliation_strings":["Microelectronic Systems Laboratory LSM, Swiss Federal Institute of Technology, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory LSM, Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052867620"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":3.1128,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.91356876,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"56","issue":"5","first_page":"374","last_page":"378"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8856305480003357},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7445863485336304},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6577267050743103},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6418275833129883},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.5510750412940979},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5038310885429382},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4907323122024536},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.46753308176994324},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4549351632595062},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4405381381511688},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4370105564594269},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.41168081760406494},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.36826950311660767},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.35452866554260254},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.35174304246902466},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.34713178873062134},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3412852883338928},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33027857542037964},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.2188737690448761},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13034722208976746}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8856305480003357},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7445863485336304},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6577267050743103},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6418275833129883},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.5510750412940979},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5038310885429382},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4907323122024536},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.46753308176994324},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4549351632595062},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4405381381511688},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4370105564594269},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.41168081760406494},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.36826950311660767},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.35452866554260254},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.35174304246902466},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.34713178873062134},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3412852883338928},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33027857542037964},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.2188737690448761},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13034722208976746},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsii.2009.2019167","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2009.2019167","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:135964","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/135964","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:135964","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/135964","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W193979539","https://openalex.org/W1967171495","https://openalex.org/W1981294195","https://openalex.org/W2099144852","https://openalex.org/W2159448561","https://openalex.org/W2170335526","https://openalex.org/W2498970880","https://openalex.org/W4205649155"],"related_works":["https://openalex.org/W173185306","https://openalex.org/W2886813482","https://openalex.org/W2921824368","https://openalex.org/W2370671356","https://openalex.org/W2891293030","https://openalex.org/W3127857378","https://openalex.org/W2736272487","https://openalex.org/W2115224472","https://openalex.org/W2184126626","https://openalex.org/W2165090310"],"abstract_inverted_index":{"The":[0,67],"performance":[1,42,109],"of":[2,20,32,59,63,110],"subthreshold":[3,29],"source-coupled":[4],"logic":[5],"(STSCL)":[6],"circuits":[7,22,37],"for":[8,92,105],"ultra-low-power":[9,94],"applications":[10],"is":[11,14,114],"explored.":[12],"It":[13],"shown":[15],"that":[16],"the":[17,28,52,60,76,80,87,107],"power":[18,61,71],"consumption":[19],"STSCL":[21,36,88],"can":[23],"be":[24],"reduced":[25],"well":[26],"below":[27],"leakage":[30,53],"current":[31,54],"static":[33,46,64],"CMOS":[34,47,65],"circuits.":[35],"exhibit":[38],"a":[39,56],"better":[40],"power-delay":[41,108],"compared":[43],"with":[44],"their":[45],"counterparts":[48],"in":[49,73,98],"situations":[50],"where":[51],"constitutes":[55],"significant":[57],"part":[58],"dissipation":[62],"gates.":[66],"superior":[68],"control":[69],"on":[70],"consumption,":[72],"addition":[74],"to":[75,79],"lower":[77],"sensitivity":[78],"process":[81],"and":[82],"supply":[83],"voltage":[84],"variations,":[85],"makes":[86],"topology":[89],"very":[90],"suitable":[91],"implementing":[93],"low-frequency":[95],"digital":[96],"systems":[97],"modern":[99],"nanometer-scale":[100],"technologies.":[101],"An":[102],"analytical":[103],"approach":[104],"comparing":[106],"these":[111],"two":[112],"topologies":[113],"proposed.":[115]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}