{"id":"https://openalex.org/W2144528690","doi":"https://doi.org/10.1109/tcsii.2009.2015394","title":"Delay Uncertainty Reduction by Gate Splitting","display_name":"Delay Uncertainty Reduction by Gate Splitting","publication_year":2009,"publication_date":"2009-04-01","ids":{"openalex":"https://openalex.org/W2144528690","doi":"https://doi.org/10.1109/tcsii.2009.2015394","mag":"2144528690"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2009.2015394","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2009.2015394","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061064231","display_name":"Vineet Agarwal","orcid":"https://orcid.org/0000-0001-6235-5577"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"V. Agarwal","raw_affiliation_strings":["Intel Corporation,Folsom,CA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation,Folsom,CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026027275","display_name":"Jin Sun","orcid":"https://orcid.org/0000-0003-4855-2499"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jin Sun","raw_affiliation_strings":["Univ of Arizona, Tucson, AZ,"],"affiliations":[{"raw_affiliation_string":"Univ of Arizona, Tucson, AZ,","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071181702","display_name":"J.M. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.M. Wang","raw_affiliation_strings":["Univ of Arizona, Tucson, AZ,"],"affiliations":[{"raw_affiliation_string":"Univ of Arizona, Tucson, AZ,","institution_ids":["https://openalex.org/I138006243"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5061064231"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.5982,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73055327,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"56","issue":"4","first_page":"295","last_page":"299"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7348413467407227},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3985554873943329},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3226960301399231},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32049596309661865},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.29401344060897827},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18341529369354248},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.06537604331970215}],"concepts":[{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7348413467407227},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3985554873943329},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3226960301399231},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32049596309661865},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.29401344060897827},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18341529369354248},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.06537604331970215}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2009.2015394","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2009.2015394","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1572287951","https://openalex.org/W1991767606","https://openalex.org/W2025892554","https://openalex.org/W2052461569","https://openalex.org/W2100562022","https://openalex.org/W2103314375","https://openalex.org/W2125737642","https://openalex.org/W2158750015","https://openalex.org/W2532819148","https://openalex.org/W2533387447","https://openalex.org/W2534859347","https://openalex.org/W4241433978","https://openalex.org/W6676192524"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2898370298","https://openalex.org/W2744391499","https://openalex.org/W3120461830","https://openalex.org/W4230250635","https://openalex.org/W3041790586","https://openalex.org/W2018879842","https://openalex.org/W3144504424","https://openalex.org/W2325423348"],"abstract_inverted_index":{"Traditional":[0],"timing-variation":[1],"reduction":[2,28],"techniques":[3],"are":[4],"only":[5],"able":[6],"to":[7,70],"decrease":[8],"gate":[9],"delay":[10,15,56],"variation":[11,27,75],"by":[12,41],"incurring":[13],"a":[14,22,34,51],"overhead.":[16],"In":[17],"this":[18],"brief,":[19],"we":[20],"propose":[21],"novel":[23],"and":[24,53],"effective":[25],"splitting-based":[26],"technique":[29],"for":[30,76],"gates.":[31,77],"We":[32],"developed":[33],"new":[35],"tool":[36],"called":[37],"Timing":[38],"Uncertainty":[39],"Reduction":[40],"Gate":[42],"Splitting":[43],"(TURGS),":[44],"which":[45],"reduces":[46],"the":[47,59],"timing":[48,74],"variations":[49],"of":[50],"circuit":[52],"presents":[54],"little":[55],"overhead":[57],"at":[58],"primary":[60],"output.":[61],"Our":[62],"experimental":[63],"results":[64],"show":[65],"that":[66],"TURGS":[67],"achieves":[68],"up":[69],"20%":[71],"improvement":[72],"in":[73]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}