{"id":"https://openalex.org/W2125041285","doi":"https://doi.org/10.1109/tcsii.2008.921784","title":"Current-Mode Phase-Locked Loops With CMOS Active Transformers","display_name":"Current-Mode Phase-Locked Loops With CMOS Active Transformers","publication_year":2008,"publication_date":"2008-08-01","ids":{"openalex":"https://openalex.org/W2125041285","doi":"https://doi.org/10.1109/tcsii.2008.921784","mag":"2125041285"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2008.921784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2008.921784","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028241944","display_name":"Dominic DiClemente","orcid":null},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"D. DiClemente","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","Dept. of Electr. & Comput. Eng., Ryerson Univ., Toronto, ON"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Ryerson Univ., Toronto, ON","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107898489","display_name":"Fei Yuan","orcid":"https://orcid.org/0009-0009-7390-3992"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Fei Yuan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","Dept. of Electr. & Comput. Eng., Ryerson Univ., Toronto, ON"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Ryerson Univ., Toronto, ON","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079757794","display_name":"Adrian Tang","orcid":"https://orcid.org/0000-0001-5569-4490"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Tang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","Dept. of Electr. & Comput. Eng., Ryerson Univ., Toronto, ON"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Ryerson Univ., Toronto, ON","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5028241944"],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":0.9988,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.78612844,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"55","issue":"8","first_page":"771","last_page":"775"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6359061002731323},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5205782055854797},{"id":"https://openalex.org/keywords/transformer","display_name":"Transformer","score":0.4665987491607666},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3857770562171936},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3520044684410095},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.34002426266670227},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3208722472190857},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2561792731285095},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22593873739242554},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.16305705904960632}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6359061002731323},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5205782055854797},{"id":"https://openalex.org/C66322947","wikidata":"https://www.wikidata.org/wiki/Q11658","display_name":"Transformer","level":3,"score":0.4665987491607666},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3857770562171936},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3520044684410095},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.34002426266670227},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3208722472190857},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2561792731285095},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22593873739242554},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.16305705904960632}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2008.921784","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2008.921784","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8700000047683716,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W146784561","https://openalex.org/W614374781","https://openalex.org/W1775840686","https://openalex.org/W1999090085","https://openalex.org/W2093232112","https://openalex.org/W2103018069","https://openalex.org/W2112426723","https://openalex.org/W2116680714","https://openalex.org/W2119216036","https://openalex.org/W2126494664","https://openalex.org/W2130811652","https://openalex.org/W2136329023"],"related_works":["https://openalex.org/W2042788876","https://openalex.org/W2130767819","https://openalex.org/W2166132694","https://openalex.org/W4225994594","https://openalex.org/W2152797058","https://openalex.org/W2218086155","https://openalex.org/W2127248512","https://openalex.org/W2901600830","https://openalex.org/W2891664276","https://openalex.org/W2109859479"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"active":[3,23,44,60],"transformer":[4,24,61],"current-":[5],"mode":[6],"phase-locked":[7],"loops":[8],"(PLLs).":[9],"The":[10,53,100,109,130],"proposed":[11],"PLLs":[12,20],"replaces":[13],"the":[14,29,56,104,116,134],"RC":[15],"loop":[16,25,62],"filter":[17,26,63],"of":[18,31,55,59,103,115,133],"voltage-mode":[19],"with":[21,43,90],"an":[22],"to":[27,48,64],"take":[28],"advantage":[30],"their":[32],"large":[33],"inductance":[34],"and":[35,68,86,94,112,122],"small":[36],"silicon":[37,51],"area.":[38,52],"A":[39,73],"current-controlled":[40],"LC":[41],"oscillator":[42],"inductors":[45],"is":[46,71,106,136],"employed":[47],"further":[49],"reduce":[50],"sensitivity":[54],"cutoff":[57],"frequency":[58,127],"supply":[65],"voltage":[66],"fluctuation":[67],"process":[69],"variation":[70],"analyzed.":[72],"3-GHz":[74],"PLL":[75,105,117,135],"has":[76],"been":[77],"implemented":[78],"in":[79],"TSMC":[80],"0.18-mum":[81],"6-metal":[82],"1.8-V":[83],"CMOS":[84],"technology":[85],"analyzed":[87],"using":[88],"SpectreRF":[89],"BSIM3v3":[91],"device":[92],"models":[93],"Verilog-AMS":[95],"from":[96],"cadence":[97],"design":[98],"systems.":[99],"lock":[101],"time":[102],"60":[107],"ns.":[108],"power":[110],"consumption":[111],"phase":[113],"noise":[114],"are":[118],"16":[119],"m":[120],"W":[121],"-100":[123],"dBc/Hz":[124],"at":[125],"1-MHz":[126],"offset,":[128],"respectively.":[129],"layout":[131],"area":[132],"2800":[137],"mum":[138],"<sup":[139],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[140],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[141],".":[142]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}