{"id":"https://openalex.org/W2114774805","doi":"https://doi.org/10.1109/tcsii.2008.2011603","title":"Improving Power-Delay Performance of Ultra-Low-Power Subthreshold SCL Circuits","display_name":"Improving Power-Delay Performance of Ultra-Low-Power Subthreshold SCL Circuits","publication_year":2009,"publication_date":"2009-02-01","ids":{"openalex":"https://openalex.org/W2114774805","doi":"https://doi.org/10.1109/tcsii.2008.2011603","mag":"2114774805"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2008.2011603","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2008.2011603","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/129420","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052867620","display_name":"Armin Tajalli","orcid":"https://orcid.org/0000-0002-0222-3561"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"A. Tajalli","raw_affiliation_strings":["Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology, Lausanne, Switzerland","Microelectron. Syst. Lab. (LSM), Swiss Fed. Inst. of Technol. (EPFL), Lausanne#TAB#"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Microelectron. Syst. Lab. (LSM), Swiss Fed. Inst. of Technol. (EPFL), Lausanne#TAB#","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Alioto","raw_affiliation_strings":["Information Engineering Department, University of Sienna, Siena, Italy","Inf. Eng. Dept., Univ. of Siena, Siena"],"affiliations":[{"raw_affiliation_string":"Information Engineering Department, University of Sienna, Siena, Italy","institution_ids":["https://openalex.org/I102064193"]},{"raw_affiliation_string":"Inf. Eng. Dept., Univ. of Siena, Siena","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072423303","display_name":"Yusuf Leblebici","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Y. Leblebici","raw_affiliation_strings":["Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology, Lausanne, Switzerland","Microelectron. Syst. Lab. (LSM), Swiss Fed. Inst. of Technol. (EPFL), Lausanne#TAB#"],"affiliations":[{"raw_affiliation_string":"Microelectronic Systems Laboratory (LSM), Swiss Federal Institute of Technology, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Microelectron. Syst. Lab. (LSM), Swiss Fed. Inst. of Technol. (EPFL), Lausanne#TAB#","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052867620"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":2.6917,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.90350697,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"56","issue":"2","first_page":"127","last_page":"131"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.9275693893432617},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6272000670433044},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6219237446784973},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6147611141204834},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5761339664459229},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5365652441978455},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5301029682159424},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.523027777671814},{"id":"https://openalex.org/keywords/ultra-low-power","display_name":"Ultra low power","score":0.4607907235622406},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.42141881585121155},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3713013827800751},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.282482773065567},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.23331886529922485},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18106386065483093},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.1592196822166443},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11424943804740906},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.08232435584068298}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.9275693893432617},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6272000670433044},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6219237446784973},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6147611141204834},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5761339664459229},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5365652441978455},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5301029682159424},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.523027777671814},{"id":"https://openalex.org/C3017773396","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Ultra low power","level":4,"score":0.4607907235622406},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.42141881585121155},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3713013827800751},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.282482773065567},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.23331886529922485},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18106386065483093},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.1592196822166443},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11424943804740906},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.08232435584068298},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/tcsii.2008.2011603","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2008.2011603","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:129420","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/129420","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.tind.io:129420","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/31365","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"research article"},{"id":"pmh:oai:usiena-air.unisi.it:11365/24121","is_oa":false,"landing_page_url":"http://hdl.handle.net/11365/24121","pdf_url":null,"source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:129420","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/129420","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W160671272","https://openalex.org/W275470402","https://openalex.org/W1481844782","https://openalex.org/W1535389693","https://openalex.org/W1966401750","https://openalex.org/W1967171495","https://openalex.org/W2097919284","https://openalex.org/W2099144852","https://openalex.org/W2118678106","https://openalex.org/W2133322352","https://openalex.org/W2146643779","https://openalex.org/W2159448561","https://openalex.org/W2533651815","https://openalex.org/W6728255365"],"related_works":["https://openalex.org/W2014293693","https://openalex.org/W1979372708","https://openalex.org/W2947747257","https://openalex.org/W3023368799","https://openalex.org/W3080559572","https://openalex.org/W2544418033","https://openalex.org/W2171305391","https://openalex.org/W2159448561","https://openalex.org/W2738635230","https://openalex.org/W2891293030"],"abstract_inverted_index":{"This":[0],"brief":[1],"presents":[2],"a":[3,21,47,78],"technique":[4,65],"for":[5,69],"improving":[6],"the":[7,18,28,63,86,98],"power-delay":[8,55],"performance":[9],"of":[10,30,49,101],"subthreshold":[11,71,89],"source-coupled":[12],"logic":[13,75],"(SCL)":[14],"circuits.":[15,90],"Based":[16],"on":[17],"proposed":[19,64,95],"approach,":[20],"source-follower":[22],"buffer":[23],"stage":[24],"is":[25,59,94],"used":[26,68],"at":[27],"output":[29],"each":[31],"SCL":[32,74,88],"stage.":[33],"Analytical":[34],"results":[35],"confirmed":[36],"by":[37,46],"measurements":[38],"in":[39,54],"0.18-mum":[40],"CMOS":[41],"technology":[42],"show":[43],"an":[44],"improvement":[45],"factor":[48],"as":[50,52],"high":[51],"2.4":[53],"product":[56],"(PDP).":[57],"It":[58],"also":[60],"shown":[61],"that":[62],"can":[66],"be":[67],"implementing":[70],"ultra-low":[72,102],"power":[73,80,99,103],"gates":[76],"with":[77],"better":[79],"and":[81],"area":[82],"efficiency,":[83],"compared":[84],"to":[85,96],"traditional":[87],"An":[91],"optimized":[92],"approach":[93],"improve":[97],"efficiency":[100],"STSCL":[104],"library":[105],"cells.":[106]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}