{"id":"https://openalex.org/W2126388843","doi":"https://doi.org/10.1109/tcsii.2008.2010187","title":"Designing High-Speed Adders in Power-Constrained Environments","display_name":"Designing High-Speed Adders in Power-Constrained Environments","publication_year":2009,"publication_date":"2009-02-01","ids":{"openalex":"https://openalex.org/W2126388843","doi":"https://doi.org/10.1109/tcsii.2008.2010187","mag":"2126388843"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2008.2010187","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2008.2010187","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011214102","display_name":"Fabio Frustaci","orcid":"https://orcid.org/0000-0001-5795-4321"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"F. Frustaci","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems DEIS, University of Calabria, Arcavacata di Rende, Italy","Dept. of Electron., Comput. Sci. & Syst., Univ. of Calabria, Rende"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems DEIS, University of Calabria, Arcavacata di Rende, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Dept. of Electron., Comput. Sci. & Syst., Univ. of Calabria, Rende","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016654766","display_name":"Marco Lanuzza","orcid":"https://orcid.org/0000-0002-6480-9218"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Lanuzza","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems DEIS, University of Calabria, Arcavacata di Rende, Italy","Dept. of Electron., Comput. Sci. & Syst., Univ. of Calabria, Rende"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems DEIS, University of Calabria, Arcavacata di Rende, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Dept. of Electron., Comput. Sci. & Syst., Univ. of Calabria, Rende","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004014214","display_name":"Paolo Zicari","orcid":"https://orcid.org/0000-0002-9119-9865"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Zicari","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems DEIS, University of Calabria, Arcavacata di Rende, Italy","Dept. of Electron., Comput. Sci. & Syst., Univ. of Calabria, Rende"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems DEIS, University of Calabria, Arcavacata di Rende, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Dept. of Electron., Comput. Sci. & Syst., Univ. of Calabria, Rende","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074662921","display_name":"Stefania Perri","orcid":"https://orcid.org/0000-0003-1363-9201"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Perri","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems DEIS, University of Calabria, Arcavacata di Rende, Italy","Dept. of Electron., Comput. Sci. & Syst., Univ. of Calabria, Rende"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems DEIS, University of Calabria, Arcavacata di Rende, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Dept. of Electron., Comput. Sci. & Syst., Univ. of Calabria, Rende","institution_ids":["https://openalex.org/I45204951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003003043","display_name":"Pasquale Corsonello","orcid":"https://orcid.org/0000-0002-9528-1110"},"institutions":[{"id":"https://openalex.org/I45204951","display_name":"University of Calabria","ror":"https://ror.org/02rc97e94","country_code":"IT","type":"education","lineage":["https://openalex.org/I45204951"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Corsonello","raw_affiliation_strings":["Department of Electronics, Computer Science and Systems DEIS, University of Calabria, Arcavacata di Rende, Italy","Dept. of Electron., Comput. Sci. & Syst., Univ. of Calabria, Rende"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Computer Science and Systems DEIS, University of Calabria, Arcavacata di Rende, Italy","institution_ids":["https://openalex.org/I45204951"]},{"raw_affiliation_string":"Dept. of Electron., Comput. Sci. & Syst., Univ. of Calabria, Rende","institution_ids":["https://openalex.org/I45204951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5011214102"],"corresponding_institution_ids":["https://openalex.org/I45204951"],"apc_list":null,"apc_paid":null,"fwci":2.0935,"has_fulltext":false,"cited_by_count":35,"citation_normalized_percentile":{"value":0.87818115,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"56","issue":"2","first_page":"172","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8566835522651672},{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.8354906439781189},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.663722574710846},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.6436766982078552},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6096946001052856},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.4771116077899933},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4681418538093567},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4539898633956909},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42998558282852173},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4100949168205261},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.3610355854034424},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3607243299484253},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21719107031822205},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18560677766799927},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1557726263999939}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8566835522651672},{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.8354906439781189},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.663722574710846},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.6436766982078552},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6096946001052856},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.4771116077899933},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4681418538093567},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4539898633956909},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42998558282852173},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4100949168205261},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.3610355854034424},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3607243299484253},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21719107031822205},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18560677766799927},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1557726263999939},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2008.2010187","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2008.2010187","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1922693460","https://openalex.org/W1963965124","https://openalex.org/W2031967364","https://openalex.org/W2056716301","https://openalex.org/W2088115909","https://openalex.org/W2114603529","https://openalex.org/W2131941931","https://openalex.org/W2140069394","https://openalex.org/W2141971978","https://openalex.org/W2145585442","https://openalex.org/W2152473162","https://openalex.org/W2156359452","https://openalex.org/W2170265438","https://openalex.org/W2189558609","https://openalex.org/W3143002681","https://openalex.org/W4243164749","https://openalex.org/W6641860185","https://openalex.org/W6658668434"],"related_works":["https://openalex.org/W2150513440","https://openalex.org/W4387736942","https://openalex.org/W2082788688","https://openalex.org/W2602232535","https://openalex.org/W4366151252","https://openalex.org/W1634085391","https://openalex.org/W2782792729","https://openalex.org/W2488971671","https://openalex.org/W2127151832","https://openalex.org/W1543780920"],"abstract_inverted_index":{"Data-driven":[0],"dynamic":[1],"logic":[2,74],"(D3L)":[3],"is":[4,15,65,88],"very":[5],"efficient":[6],"when":[7],"low-power":[8],"constraints":[9],"are":[10],"mandatory.":[11],"Unfortunately,":[12],"this":[13],"advantage":[14],"typically":[16],"obtained":[17],"at":[18],"the":[19,56,94,104],"expense":[20],"of":[21,93,103],"speed":[22,40],"performances.":[23],"This":[24],"paper":[25],"presents":[26],"a":[27,45,83],"novel":[28],"technique":[29,58],"to":[30,44,60],"realize":[31],"D3L":[32,77,95],"parallel":[33],"prefix":[34],"tree":[35],"adders":[36],"without":[37],"significantly":[38],"compromising":[39],"performance.":[41],"When":[42],"applied":[43],"64-bit":[46],"Kogge-Stone":[47],"adder":[48],"realized":[49],"with":[50],"90-nm":[51],"complementary":[52],"metal-oxide-semiconductor":[53],"(CMOS)":[54],"technology,":[55],"proposed":[57],"leads":[59],"an":[61],"energy-delay":[62],"product":[63],"that":[64,87,92,102],"29%":[66],"and":[67,75,97],"21%":[68],"lower":[69,90],"than":[70,91,101],"its":[71],"standard":[72],"domino":[73,106],"conventional":[76,105],"counterparts,":[78],"respectively.":[79],"It":[80],"also":[81],"shows":[82],"worst":[84],"case":[85],"delay":[86],"10%":[89],"approach":[96],"only":[98],"5%":[99],"higher":[100],"logic.":[107]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":7},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}