{"id":"https://openalex.org/W2050310926","doi":"https://doi.org/10.1109/tcsii.2008.2008531","title":"A Low-Power Programmable DLL-Based Clock Generator With Wide-Range Antiharmonic Lock","display_name":"A Low-Power Programmable DLL-Based Clock Generator With Wide-Range Antiharmonic Lock","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2050310926","doi":"https://doi.org/10.1109/tcsii.2008.2008531","mag":"2050310926"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2008.2008531","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2008.2008531","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089016726","display_name":"Jabeom Koo","orcid":"https://orcid.org/0000-0002-6907-4257"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jabeom Koo","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Dept. of Electron. & Comput. Eng., Korea Univ., Seoul"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Dept. of Electron. & Comput. Eng., Korea Univ., Seoul","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088932473","display_name":"Sunghwa Ok","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sunghwa Ok","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Dept. of Electron. & Comput. Eng., Korea Univ., Seoul"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Dept. of Electron. & Comput. Eng., Korea Univ., Seoul","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100777100","display_name":"Chulwoo Kim","orcid":"https://orcid.org/0000-0003-4379-7905"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chulwoo Kim","raw_affiliation_strings":["Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","Dept. of Electron. & Comput. Eng., Korea Univ., Seoul"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Computer Engineering, Korea University, Seoul, South Korea","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"Dept. of Electron. & Comput. Eng., Korea Univ., Seoul","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5089016726"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":3.2898,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.92039281,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"56","issue":"1","first_page":"21","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.9361442923545837},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.6348026990890503},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6187300086021423},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5641446709632874},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5506989359855652},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.538234531879425},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5194072723388672},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4725494086742401},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.46951526403427124},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4686426818370819},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4647101163864136},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4380793869495392},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.42910295724868774},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.41163554787635803},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3898863196372986},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3884198069572449},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38286271691322327},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.37027812004089355},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3595271110534668},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.3440440893173218},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.22241714596748352},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2197658121585846},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0989910364151001}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.9361442923545837},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.6348026990890503},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6187300086021423},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5641446709632874},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5506989359855652},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.538234531879425},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5194072723388672},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4725494086742401},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.46951526403427124},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4686426818370819},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4647101163864136},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4380793869495392},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.42910295724868774},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.41163554787635803},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3898863196372986},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3884198069572449},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38286271691322327},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.37027812004089355},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3595271110534668},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.3440440893173218},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.22241714596748352},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2197658121585846},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0989910364151001},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2008.2008531","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2008.2008531","pdf_url":null,"source":{"id":"https://openalex.org/S93916849","display_name":"IEEE Transactions on Circuits & Systems II Express Briefs","issn_l":"1549-7747","issn":["1549-7747","1558-3791"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2008640190","https://openalex.org/W2018125224","https://openalex.org/W2023087202","https://openalex.org/W2039706313","https://openalex.org/W2111053525","https://openalex.org/W2134899771","https://openalex.org/W2136138043","https://openalex.org/W2143232235","https://openalex.org/W2149102094","https://openalex.org/W2175184221","https://openalex.org/W2544113719","https://openalex.org/W2546124590","https://openalex.org/W2562256660","https://openalex.org/W2587442922","https://openalex.org/W6682149085","https://openalex.org/W6729291128"],"related_works":["https://openalex.org/W2169618112","https://openalex.org/W2224788396","https://openalex.org/W2169622190","https://openalex.org/W2496244846","https://openalex.org/W2139338465","https://openalex.org/W4238381000","https://openalex.org/W3013924136","https://openalex.org/W2151256709","https://openalex.org/W2143420037","https://openalex.org/W2082030077"],"abstract_inverted_index":{"A":[0],"delay-locked-loop":[1],"(DLL)-based":[2],"clock":[3,19,29,47,65,90],"generator":[4,20,48,66,91],"for":[5],"dynamic":[6],"frequency":[7,52,86],"scaling":[8],"has":[9],"been":[10],"developed":[11],"in":[12,54],"a":[13,23],"0.13-mum":[14],"CMOS":[15],"technology.":[16],"The":[17,62,80],"proposed":[18,43,63,89],"can":[21,49],"generate":[22],"wide":[24],"range":[25],"of":[26,58,82,87,96],"the":[27,42,46,51,59,88],"multiplied":[28],"signals":[30],"ranging":[31],"from":[32],"125":[33],"MHz":[34],"to":[35,41,85],"2":[36,78],"GHz.":[37,79],"In":[38],"addition,":[39],"owing":[40],"antiharmonic-lock":[44],"block,":[45],"change":[50],"dynamically":[53],"one":[55],"cycle":[56],"time":[57],"reference":[60],"clock.":[61],"DLL-based":[64],"occupies":[67],"0.019":[68],"mm":[69],"<sup":[70],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[71],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[72],"and":[73],"consumes":[74],"21":[75],"mW":[76],"at":[77],"ratio":[81],"power":[83],"consumption":[84],"is":[92],"smaller":[93],"than":[94],"those":[95],"conventional":[97],"ones.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}