{"id":"https://openalex.org/W2064493738","doi":"https://doi.org/10.1109/tcsii.2006.889727","title":"Current-Mode Phase-Locked Loops&amp;mdash; A New Architecture","display_name":"Current-Mode Phase-Locked Loops&amp;mdash; A New Architecture","publication_year":2007,"publication_date":"2007-04-01","ids":{"openalex":"https://openalex.org/W2064493738","doi":"https://doi.org/10.1109/tcsii.2006.889727","mag":"2064493738"},"language":"en","primary_location":{"id":"doi:10.1109/tcsii.2006.889727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2006.889727","pdf_url":null,"source":{"id":"https://openalex.org/S81140365","display_name":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","issn_l":"1057-7130","issn":["1057-7130","1558-125X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028241944","display_name":"Dominic DiClemente","orcid":null},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Dominic DiClemente","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","Dept. of Electr. & Comput. Engg, Ryerson Univ., Toronto, Ont"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Engg, Ryerson Univ., Toronto, Ont","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100698597","display_name":"Fei Yuan","orcid":"https://orcid.org/0000-0001-7758-5455"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Fei Yuan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","Dept. of Electr. & Comput. Engg, Ryerson Univ., Toronto, Ont"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I530967"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Engg, Ryerson Univ., Toronto, Ont","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5028241944"],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":4.2149,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.93944292,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"54","issue":"4","first_page":"303","last_page":"307"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8539584875106812},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7182061672210693},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.5757121443748474},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5549411177635193},{"id":"https://openalex.org/keywords/inductor","display_name":"Inductor","score":0.5302091836929321},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.5275518298149109},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5214319229125977},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5183409452438354},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5113400816917419},{"id":"https://openalex.org/keywords/inductance","display_name":"Inductance","score":0.5048016309738159},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.49172213673591614},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.4289700388908386},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4154677987098694},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.38087746500968933},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3592333197593689},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.24034187197685242}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8539584875106812},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7182061672210693},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.5757121443748474},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5549411177635193},{"id":"https://openalex.org/C144534570","wikidata":"https://www.wikidata.org/wiki/Q5325","display_name":"Inductor","level":3,"score":0.5302091836929321},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.5275518298149109},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5214319229125977},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5183409452438354},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5113400816917419},{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.5048016309738159},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.49172213673591614},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.4289700388908386},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4154677987098694},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.38087746500968933},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3592333197593689},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.24034187197685242},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsii.2006.889727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsii.2006.889727","pdf_url":null,"source":{"id":"https://openalex.org/S81140365","display_name":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing","issn_l":"1057-7130","issn":["1057-7130","1558-125X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems II: Express Briefs","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8500000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1999090085","https://openalex.org/W2019035512","https://openalex.org/W2093232112","https://openalex.org/W2111414324","https://openalex.org/W2116680714","https://openalex.org/W2119216036","https://openalex.org/W2126494664","https://openalex.org/W2128769307","https://openalex.org/W2136329023","https://openalex.org/W2151662589","https://openalex.org/W2152316587","https://openalex.org/W2152653240"],"related_works":["https://openalex.org/W2141726610","https://openalex.org/W2061664740","https://openalex.org/W1964543336","https://openalex.org/W4242529045","https://openalex.org/W2057338677","https://openalex.org/W4236967454","https://openalex.org/W2105518569","https://openalex.org/W2112742062","https://openalex.org/W2017334866","https://openalex.org/W2589125258"],"abstract_inverted_index":{"This":[0],"brief":[1],"introduces":[2],"current-mode":[3,9,39,66,82],"phase-locked":[4],"loops":[5],"(PLLs).":[6],"The":[7,34],"proposed":[8],"PLLs":[10,15,67],"differ":[11],"from":[12,44],"conventional":[13],"voltage-mode":[14],"by":[16],"replacing":[17],"their":[18,52],"RC":[19],"loop":[20,25,40],"filter":[21,41],"with":[22],"a":[23,80],"RL":[24],"filter,":[26],"eliminating":[27],"the":[28,38,49,76,86,89,118],"need":[29],"for":[30],"large":[31,35,53],"on-chip":[32],"capacitors.":[33],"inductance":[36,56],"of":[37,51,79,110],"is":[42],"obtained":[43],"CMOS":[45,74],"active":[46],"inductors,":[47],"taking":[48],"advantage":[50],"and":[54,57,64,107,117],"tunable":[55],"small":[58],"silicon":[59,94],"area.":[60],"Both":[61],"types":[62],"I":[63],"II":[65],"are":[68],"introduced.":[69],"Implemented":[70],"in":[71],"TSMC":[72],"0.18-mum":[73],"technology,":[75],"simulation":[77],"results":[78],"3-GHz":[81],"PLL":[83,87],"demonstrate":[84],"that":[85],"has":[88],"lock":[90],"time":[91],"50":[92],"ns,":[93],"area":[95],"2800":[96],"mum":[97],"<sup":[98],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[99],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[100],",":[101],"dc":[102],"power":[103],"consumption":[104],"12.2":[105],"mW,":[106],"phase":[108],"noise":[109],"-84.5":[111],"dBc":[112,121],"at":[113],"1-MHz":[114],"frequency":[115],"offset":[116],"maximum":[119],"-74":[120],"reference":[122],"spurs":[123]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}