{"id":"https://openalex.org/W7131382552","doi":"https://doi.org/10.1109/tcsi.2026.3664755","title":"A Reconfigurable Time-Domain In-Memory Computing Macro Using FeFET-Based CAM With Multilevel Delay Calibration in 28-nm CMOS","display_name":"A Reconfigurable Time-Domain In-Memory Computing Macro Using FeFET-Based CAM With Multilevel Delay Calibration in 28-nm CMOS","publication_year":2026,"publication_date":"2026-02-25","ids":{"openalex":"https://openalex.org/W7131382552","doi":"https://doi.org/10.1109/tcsi.2026.3664755"},"language":null,"primary_location":{"id":"doi:10.1109/tcsi.2026.3664755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2026.3664755","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5120002810","display_name":"Jeries Mattar","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Jeries Mattar","raw_affiliation_strings":["Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion&#x2014;Israel Institute of Technology, Haifa, Israel"],"raw_orcid":"https://orcid.org/0009-0005-4925-3003","affiliations":[{"raw_affiliation_string":"Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion&#x2014;Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073231454","display_name":"Mor M. Dahan","orcid":"https://orcid.org/0000-0002-4558-9002"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Mor M. Dahan","raw_affiliation_strings":["Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion&#x2014;Israel Institute of Technology, Haifa, Israel"],"raw_orcid":"https://orcid.org/0000-0002-4558-9002","affiliations":[{"raw_affiliation_string":"Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion&#x2014;Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Stefan D\u00fcnkel","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142027","display_name":"GlobalFoundries (Germany)","ror":"https://ror.org/045jad561","country_code":"DE","type":"company","lineage":["https://openalex.org/I35662394","https://openalex.org/I4210142027"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan D\u00fcnkel","raw_affiliation_strings":["GlobalFoundries Fab1 LLC and Company KG, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"GlobalFoundries Fab1 LLC and Company KG, Dresden, Germany","institution_ids":["https://openalex.org/I4210142027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013521911","display_name":"Halid Mulaosmanovic","orcid":"https://orcid.org/0000-0001-9524-5112"},"institutions":[{"id":"https://openalex.org/I4210142027","display_name":"GlobalFoundries (Germany)","ror":"https://ror.org/045jad561","country_code":"DE","type":"company","lineage":["https://openalex.org/I35662394","https://openalex.org/I4210142027"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Halid Mulaosmanovic","raw_affiliation_strings":["GlobalFoundries Fab1 LLC and Company KG, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0001-9524-5112","affiliations":[{"raw_affiliation_string":"GlobalFoundries Fab1 LLC and Company KG, Dresden, Germany","institution_ids":["https://openalex.org/I4210142027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042190673","display_name":"Gunda Beernink","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142027","display_name":"GlobalFoundries (Germany)","ror":"https://ror.org/045jad561","country_code":"DE","type":"company","lineage":["https://openalex.org/I35662394","https://openalex.org/I4210142027"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gunda Beernink","raw_affiliation_strings":["GlobalFoundries Fab1 LLC and Company KG, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"GlobalFoundries Fab1 LLC and Company KG, Dresden, Germany","institution_ids":["https://openalex.org/I4210142027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5122773594","display_name":"Sven Beyer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142027","display_name":"GlobalFoundries (Germany)","ror":"https://ror.org/045jad561","country_code":"DE","type":"company","lineage":["https://openalex.org/I35662394","https://openalex.org/I4210142027"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sven Beyer","raw_affiliation_strings":["GlobalFoundries Fab1 LLC and Company KG, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"GlobalFoundries Fab1 LLC and Company KG, Dresden, Germany","institution_ids":["https://openalex.org/I4210142027"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069435335","display_name":"Eilam Yalon","orcid":"https://orcid.org/0000-0001-7965-459X"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Eilam Yalon","raw_affiliation_strings":["Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion&#x2014;Israel Institute of Technology, Haifa, Israel"],"raw_orcid":"https://orcid.org/0000-0001-7965-459X","affiliations":[{"raw_affiliation_string":"Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion&#x2014;Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078077011","display_name":"Nicol\u00e1s Wainstein","orcid":"https://orcid.org/0000-0002-9549-5792"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Nicol\u00e1s Wainstein","raw_affiliation_strings":["Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion&#x2014;Israel Institute of Technology, Haifa, Israel"],"raw_orcid":"https://orcid.org/0000-0002-9549-5792","affiliations":[{"raw_affiliation_string":"Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion&#x2014;Israel Institute of Technology, Haifa, Israel","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16964406,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"6","first_page":"4036","last_page":"4047"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.8723999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.8723999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.08299999684095383,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.018400000408291817,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6327999830245972},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.5303000211715698},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5227000117301941},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.5065000057220459},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4973999857902527},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4772999882698059},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4652999937534332},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.4636000096797943},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.44609999656677246}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6837000250816345},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6327999830245972},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5717999935150146},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.5303000211715698},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5227000117301941},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.5065000057220459},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4973999857902527},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4772999882698059},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.476500004529953},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4652999937534332},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.4636000096797943},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.44609999656677246},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4431000053882599},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44029998779296875},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.40610000491142273},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.37229999899864197},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34290000796318054},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3402000069618225},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.33230000734329224},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.32269999384880066},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.31279999017715454},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.30570000410079956},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3041999936103821},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.27900001406669617},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.27790001034736633},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.27619999647140503},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.27489998936653137},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.2711000144481659},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.26759999990463257},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.2619999945163727},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2597000002861023},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.2596000134944916},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.2572000026702881}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2026.3664755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2026.3664755","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8089073896408081,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Time-domain":[0],"nonvolatile":[1],"in-memory":[2,75],"computing":[3],"(TD-nvIMC)":[4],"offers":[5],"a":[6,30,44,51,57,94,134,149],"promising":[7],"pathway":[8],"to":[9],"reduce":[10],"data":[11],"movement":[12],"and":[13,33,56,69,78,140],"improve":[14],"energy":[15,141],"efficiency":[16,142],"by":[17,109],"encoding":[18],"computation":[19],"in":[20,38],"delay":[21,53,91],"rather":[22],"than":[23],"voltage":[24],"or":[25],"current.":[26],"This":[27],"work":[28],"presents":[29],"fully":[31],"integrated":[32],"reconfigurable":[34],"TD-nvIMC":[35,106,155],"macro,":[36],"fabricated":[37],"28":[39],"nm":[40],"CMOS,":[41],"that":[42],"combines":[43],"ferroelectric":[45],"FET":[46],"(FeFET)-based":[47],"content-addressable":[48],"memory":[49],"array,":[50],"cascaded":[52],"element":[54],"chain,":[55],"time-to-digital":[58],"converter.":[59],"The":[60,130],"architecture":[61],"supports":[62],"binary":[63],"multiply-and-accumulate":[64],"(MAC)":[65],"operations":[66],"using":[67],"XOR-":[68],"AND-based":[70],"matching,":[71],"as":[72,74],"well":[73],"Boolean":[76],"logic":[77],"arithmetic":[79],"functions.":[80],"Sub-nanosecond":[81],"MAC":[82],"resolution":[83],"is":[84,124],"achieved":[85],"through":[86],"experimentally":[87],"demonstrated":[88],"550":[89],"ps":[90,120],"steps,":[92],"representing":[93],"<inline-formula":[95,113],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[96,114],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[97,115],"<tex-math":[98,116],"notation=\"LaTeX\">$2000\\times":[99],"$</tex-math>":[100],"</inline-formula>":[101,119],"improvement":[102],"over":[103],"prior":[104],"FeFET":[105],"work,":[107],"enabled":[108],"multilevel-state":[110],"calibration":[111],"with":[112],"notation=\"LaTeX\">$\\leq":[117],"100$</tex-math>":[118],"resolution.":[121],"Write-disturb":[122],"resilience":[123],"ensured":[125],"via":[126],"isolated":[127],"triple-well":[128],"bulks.":[129],"proposed":[131],"macro":[132],"achieves":[133],"measured":[135],"throughput":[136],"of":[137,143],"222.2":[138],"MOPS/cell":[139],"1887TOPS/W":[144],"at":[145],"0.85":[146],"V,":[147],"establishing":[148],"viable":[150],"path":[151],"toward":[152],"scalable,":[153],"energy-efficient":[154],"accelerators.":[156]},"counts_by_year":[],"updated_date":"2026-06-02T06:17:35.589633","created_date":"2026-02-12T00:00:00"}