{"id":"https://openalex.org/W7117882262","doi":"https://doi.org/10.1109/tcsi.2025.3649153","title":"A Single-Channel 12-GS/s 40.5-dB SNDR Time-Domain Stochastic Flash ADC","display_name":"A Single-Channel 12-GS/s 40.5-dB SNDR Time-Domain Stochastic Flash ADC","publication_year":2026,"publication_date":"2026-01-01","ids":{"openalex":"https://openalex.org/W7117882262","doi":"https://doi.org/10.1109/tcsi.2025.3649153"},"language":null,"primary_location":{"id":"doi:10.1109/tcsi.2025.3649153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3649153","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089054550","display_name":"D. X. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ding-Hao Wang","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0003-2250-6005","affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036666843","display_name":"Jieh-Tsorng Wu","orcid":"https://orcid.org/0000-0002-1749-4479"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jieh-Tsorng Wu","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-1749-4479","affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5114059829","display_name":"Wei-Zen Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Zen Chen","raw_affiliation_strings":["Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0003-2840-0754","affiliations":[{"raw_affiliation_string":"Institute of Electronics, National Yang Ming Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01325601,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"7","first_page":"4545","last_page":"4557"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.5400999784469604,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.5400999784469604,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.2492000013589859,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.06599999964237213,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.8877000212669373},{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.7580999732017517},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7089999914169312},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5496000051498413},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.4632999897003174},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.45019999146461487},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4447999894618988},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.4372999966144562},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4133000075817108}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.8877000212669373},{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.7580999732017517},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7089999914169312},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6814000010490417},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5496000051498413},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.4632999897003174},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.45019999146461487},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4447999894618988},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.4372999966144562},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.42809998989105225},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4133000075817108},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4056999981403351},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38929998874664307},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.3578999936580658},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.3384000062942505},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.33079999685287476},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.3246999979019165},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32269999384880066},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.3151000142097473},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.30399999022483826},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.3005000054836273},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.2953999936580658},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.2924000024795532},{"id":"https://openalex.org/C142311740","wikidata":"https://www.wikidata.org/wiki/Q1066177","display_name":"Shaping","level":2,"score":0.2822999954223633},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2703999876976013},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.2621999979019165},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.257099986076355},{"id":"https://openalex.org/C140020054","wikidata":"https://www.wikidata.org/wiki/Q6043185","display_name":"Integrating ADC","level":5,"score":0.2535000145435333},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2531999945640564}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3649153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3649153","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7069749236106873,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1969449201","https://openalex.org/W1983740965","https://openalex.org/W2064465719","https://openalex.org/W2098175786","https://openalex.org/W2117522324","https://openalex.org/W2135434760","https://openalex.org/W2153558271","https://openalex.org/W2772200284","https://openalex.org/W2969938445","https://openalex.org/W3048442933","https://openalex.org/W3103842184","https://openalex.org/W3107365689","https://openalex.org/W3143137734","https://openalex.org/W3185218019","https://openalex.org/W4291653258","https://openalex.org/W4313270722","https://openalex.org/W4360606992","https://openalex.org/W4376134094"],"related_works":[],"abstract_inverted_index":{"A":[0,66],"time-domain":[1,22],"stochastic":[2],"flash":[3],"ADC":[4,95,115],"was":[5],"fabricated":[6],"using":[7],"a":[8,29,90,101],"12-nm":[9],"FinFET":[10],"technology.":[11],"Its":[12],"analog":[13],"input":[14,53,61,131],"in":[15,83],"the":[16,39,43,60,64,74,79,94],"voltage":[17],"domain":[18],"is":[19,56,70],"transformed":[20],"into":[21],"pulses,":[23],"which":[24],"are":[25,50],"then":[26],"sent":[27],"to":[28,58,72,134],"time-to-digital":[30],"converter":[31],"(TDC)":[32],"comprising":[33],"405":[34],"time":[35],"comparators.":[36],"To":[37],"distinguish":[38],"signal":[40],"timing":[41],"amplitude,":[42],"random":[44],"input-referred":[45],"offsets":[46],"of":[47,63,81],"these":[48],"comparators":[49],"utilized.":[51],"An":[52],"distribution":[54],"network":[55],"employed":[57],"broaden":[59],"range":[62],"TDC.":[65],"code-mapping":[67],"calibration":[68],"method":[69],"used":[71],"improve":[73],"conversion":[75],"linearity":[76],"and":[77,86,123],"mitigate":[78],"effects":[80],"variations":[82],"process,":[84],"voltage,":[85],"temperature.":[87],"Operating":[88],"at":[89],"12-GS/s":[91],"sampling":[92],"rate,":[93],"chip":[96],"consumes":[97],"110.7":[98],"mW":[99],"from":[100],"0.8":[102],"V":[103],"supply.":[104],"It":[105],"occupies":[106],"an":[107,117,124],"active":[108],"area":[109],"of$480\\times":[110],"125~\\mu":[111],"\\text":[112],"{m}^{2}$.":[113],"The":[114],"achieves":[116],"SNDR":[118],"better":[119,126],"than":[120,127],"40.5":[121],"dB":[122,129],"SFDR":[125],"50.7":[128],"for":[130],"frequencies":[132],"up":[133],"5.8":[135],"GHz.":[136]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2026-01-01T00:00:00"}