{"id":"https://openalex.org/W7115933503","doi":"https://doi.org/10.1109/tcsi.2025.3644033","title":"A Fully Reconfigurable Low Offset Asymmetric Sense Amplifier Implementing Multiple Logic Gates for In-Memory Computing","display_name":"A Fully Reconfigurable Low Offset Asymmetric Sense Amplifier Implementing Multiple Logic Gates for In-Memory Computing","publication_year":2025,"publication_date":"2025-12-18","ids":{"openalex":"https://openalex.org/W7115933503","doi":"https://doi.org/10.1109/tcsi.2025.3644033"},"language":null,"primary_location":{"id":"doi:10.1109/tcsi.2025.3644033","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3644033","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Parminder Kaur","orcid":"https://orcid.org/0000-0002-0908-6803"},"institutions":[{"id":"https://openalex.org/I154549908","display_name":"Indian Institute of Technology Jodhpur","ror":"https://ror.org/03yacj906","country_code":"IN","type":"education","lineage":["https://openalex.org/I154549908"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Parminder Kaur","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Jodhpur, Jodhpur, Rajasthan, India"],"raw_orcid":"https://orcid.org/0000-0002-0908-6803","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Jodhpur, Jodhpur, Rajasthan, India","institution_ids":["https://openalex.org/I154549908"]}]},{"author_position":"last","author":{"id":null,"display_name":"Amandeep Kaur","orcid":"https://orcid.org/0000-0003-2056-0884"},"institutions":[{"id":"https://openalex.org/I154549908","display_name":"Indian Institute of Technology Jodhpur","ror":"https://ror.org/03yacj906","country_code":"IN","type":"education","lineage":["https://openalex.org/I154549908"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Amandeep Kaur","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Jodhpur, Jodhpur, Rajasthan, India"],"raw_orcid":"https://orcid.org/0000-0003-2056-0884","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Jodhpur, Jodhpur, Rajasthan, India","institution_ids":["https://openalex.org/I154549908"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154549908"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.48966424,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"6","first_page":"3813","last_page":"3824"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.4772000014781952,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.4772000014781952,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.2094999998807907,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.11959999799728394,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.7335000038146973},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.6941999793052673},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5814999938011169},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5785999894142151},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5285000205039978},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.5184000134468079},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4659999907016754},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44940000772476196},{"id":"https://openalex.org/keywords/input-offset-voltage","display_name":"Input offset voltage","score":0.4327999949455261}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.7335000038146973},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.6941999793052673},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5814999938011169},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5785999894142151},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5608999729156494},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5490000247955322},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5285000205039978},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.5184000134468079},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4659999907016754},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44940000772476196},{"id":"https://openalex.org/C63651839","wikidata":"https://www.wikidata.org/wiki/Q478566","display_name":"Input offset voltage","level":5,"score":0.4327999949455261},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.414900004863739},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.37770000100135803},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36890000104904175},{"id":"https://openalex.org/C58140894","wikidata":"https://www.wikidata.org/wiki/Q560398","display_name":"OR gate","level":4,"score":0.34940001368522644},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.34929999709129333},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.33809998631477356},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.3296000063419342},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.3160000145435333},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.30790001153945923},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.29409998655319214},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.28839999437332153},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.28600001335144043},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28189998865127563},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.26179999113082886},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.26089999079704285},{"id":"https://openalex.org/C11644886","wikidata":"https://www.wikidata.org/wiki/Q173552","display_name":"Emitter-coupled logic","level":5,"score":0.2515000104904175}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3644033","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3644033","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0],"work":[1],"proposes":[2],"a":[3,19,112,129,181,213],"low":[4,37],"offset":[5,25,38,140],"asymmetric":[6,42],"sense":[7,33,39,147,177],"amplifier":[8,40,148,178],"(LO-ASA)":[9],"to":[10,22,45,105,190],"perform":[11],"in-memory":[12],"boolean":[13,191],"logic":[14,48,109,113,192],"computations.":[15],"The":[16,35,88,116,134,175],"design":[17],"uses":[18],"single":[20],"capacitor":[21],"reduce":[23],"the":[24,28,32,107,143,150,220],"introduced":[26],"by":[27],"input":[29],"transistors":[30],"of":[31,139,183,216,225],"amplifier.":[34],"resultant":[36],"becomes":[41],"and":[43,81,120,149,156,186,205,230,248],"helps":[44],"implement":[46,106],"multiple":[47],"gates":[49,110],"like":[50],"<inline-formula":[51,57,63,69,75,82,90,167,193,199,206,236,242,249],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[52,58,64,70,76,83,91,168,194,200,207,237,243,250],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[53,59,65,71,77,84,92,169,195,201,208,238,244,251],"<tex-math":[54,60,66,72,78,85,93,170,196,202,209,239,245,252],"notation=\"LaTeX\">$NOR$</tex-math>":[55,240],"</inline-formula>,":[56,62,68,74,198,204,241,247],"notation=\"LaTeX\">$OR$</tex-math>":[61],"notation=\"LaTeX\">$AND$</tex-math>":[67,246],"notation=\"LaTeX\">$NAND$</tex-math>":[73],"notation=\"LaTeX\">$XNOR$</tex-math>":[79,253],"</inline-formula>":[80,96,173,211,254],"notation=\"LaTeX\">$XOR$</tex-math>":[86],"</inline-formula>.":[87],"proposed":[89,151,176],"notation=\"LaTeX\">$128\\times":[94],"128$</tex-math>":[95],"SRAM":[97],"architecture":[98],"requires":[99],"only":[100],"one":[101],"LO-ASA":[102,152],"per":[103],"column":[104],"desired":[108],"using":[111,128],"selection":[114],"circuit.":[115],"circuit":[117],"is":[118,233],"designed":[119],"simulated":[121],"in":[122,180],"UMC":[123],"65":[124],"nm":[125],"CMOS":[126],"technology":[127],"1.2":[130],"V":[131],"power":[132,222],"supply.":[133],"worst":[135],"case":[136],"standard":[137],"deviation":[138],"observed":[141],"for":[142,161,235],"conventional":[144],"current":[145],"latch":[146],"are":[153],"12.2":[154],"mV":[155],"9.1":[157],"mV,":[158],"respectively,":[159],"evaluated":[160],"1000":[162],"Monte":[163],"Carlo":[164],"runs":[165],"at":[166,212],"notation=\"LaTeX\">$3\\sigma":[171],"$</tex-math>":[172],"deviation.":[174],"results":[179],"yield":[182],"99.7%,":[184],"100%,":[185],"99.6%,":[187],"respectively":[188],"corresponding":[189],"notation=\"LaTeX\">$NOR/OR$</tex-math>":[197],"notation=\"LaTeX\">$AND/NAND$</tex-math>":[203],"notation=\"LaTeX\">$XNOR/XOR$</tex-math>":[210],"nominal":[214],"temperature":[215],"27\u00b0C.":[217],"In":[218],"addition,":[219],"worst-case":[221],"delay":[223],"product":[224],"5.2":[226],"fJ,":[227,229],"9.5":[228],"26":[231],"fJ":[232],"achieved":[234],"gates,":[255],"respectively.":[256]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-12-19T00:00:00"}