{"id":"https://openalex.org/W4417438493","doi":"https://doi.org/10.1109/tcsi.2025.3637601","title":"A 65.5-dB SNDR 100-MS/s Pipelined-SAR ADC With Nested Negative-C and Dynamic Auto-Zeroing Residue Amplifier Achieving\u2006 \u2264 2.2-dB \u0394SNDR Over \u221220 \u2006\u00b0C to 125\u2006 \u00b0C","display_name":"A 65.5-dB SNDR 100-MS/s Pipelined-SAR ADC With Nested Negative-C and Dynamic Auto-Zeroing Residue Amplifier Achieving\u2006 \u2264 2.2-dB \u0394SNDR Over \u221220 \u2006\u00b0C to 125\u2006 \u00b0C","publication_year":2025,"publication_date":"2025-12-17","ids":{"openalex":"https://openalex.org/W4417438493","doi":"https://doi.org/10.1109/tcsi.2025.3637601"},"language":null,"primary_location":{"id":"doi:10.1109/tcsi.2025.3637601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3637601","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047256160","display_name":"Haolin Han","orcid":"https://orcid.org/0000-0003-4566-1569"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haolin Han","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0003-4566-1569","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100635138","display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-9942-0069","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029781634","display_name":"Yi Shen","orcid":"https://orcid.org/0000-0002-2586-3772"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Shen","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-2586-3772","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077372163","display_name":"Hongzhi Liang","orcid":"https://orcid.org/0000-0001-6609-9486"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongzhi Liang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0001-6609-9486","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits, School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.25756821,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"5","first_page":"3081","last_page":"3090"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.7484999895095825,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.7484999895095825,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.03500000014901161,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.02810000069439411,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.6272000074386597},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.6265000104904175},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5677000284194946},{"id":"https://openalex.org/keywords/input-offset-voltage","display_name":"Input offset voltage","score":0.5019000172615051},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4860000014305115},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4796999990940094},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.38909998536109924},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.3885999917984009}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6589000225067139},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.6272000074386597},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.6265000104904175},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5677000284194946},{"id":"https://openalex.org/C63651839","wikidata":"https://www.wikidata.org/wiki/Q478566","display_name":"Input offset voltage","level":5,"score":0.5019000172615051},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4860000014305115},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4796999990940094},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.41940000653266907},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.38909998536109924},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.3885999917984009},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38089999556541443},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.35850000381469727},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3447999954223633},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3393999934196472},{"id":"https://openalex.org/C11722477","wikidata":"https://www.wikidata.org/wiki/Q1056298","display_name":"Differential amplifier","level":4,"score":0.32580000162124634},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3018999993801117},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2985000014305115},{"id":"https://openalex.org/C81060104","wikidata":"https://www.wikidata.org/wiki/Q11653","display_name":"Electronic component","level":2,"score":0.2784999907016754},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.251800000667572},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.25119999051094055},{"id":"https://openalex.org/C68742264","wikidata":"https://www.wikidata.org/wiki/Q1736442","display_name":"Current-feedback operational amplifier","level":5,"score":0.2500999867916107}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3637601","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3637601","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1795839420","display_name":null,"funder_award_id":"U2441246","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2351528596","display_name":null,"funder_award_id":"62227816","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7121654242","display_name":null,"funder_award_id":"62434007","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W2111697895","https://openalex.org/W2122296355","https://openalex.org/W2128343916","https://openalex.org/W2132406028","https://openalex.org/W2144216554","https://openalex.org/W2155863352","https://openalex.org/W2171310245","https://openalex.org/W2345020386","https://openalex.org/W2488845768","https://openalex.org/W2551453206","https://openalex.org/W2561208378","https://openalex.org/W2594167987","https://openalex.org/W2749655596","https://openalex.org/W2768008485","https://openalex.org/W2904824693","https://openalex.org/W2941115622","https://openalex.org/W2975781870","https://openalex.org/W2988320438","https://openalex.org/W3081064382","https://openalex.org/W3090442715","https://openalex.org/W4308089770","https://openalex.org/W4313166934","https://openalex.org/W4319996439","https://openalex.org/W4360606251","https://openalex.org/W4383503616","https://openalex.org/W4387071044","https://openalex.org/W4389880319","https://openalex.org/W4392746154","https://openalex.org/W4401879457","https://openalex.org/W4405179110","https://openalex.org/W4405846502","https://openalex.org/W4408840214"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"demonstrates":[2],"a":[3,33,62,76],"12-bit":[4],"100-MS/s":[5],"PVT-stabilized":[6,34],"pipelined-SAR":[7],"ADC":[8],"with":[9,21],"fully":[10],"integrated":[11],"on-chip":[12],"calibration.":[13],"Two":[14],"key":[15],"innovations":[16],"facilitate":[17],"over":[18,152],"65-dB":[19],"SNDR":[20,129,150],"less":[22],"than":[23],"2.2-dB":[24,149],"variation":[25,160],"from":[26,68],"-20":[27,153],"\u00b0C":[28,154,157],"to":[29,100],"125":[30,156],"\u00b0C:":[31],"First,":[32],"nested":[35],"negative-C":[36],"topology":[37],"boosts":[38],"open-loop":[39],"gain":[40,58],"($G_{ol}$)":[41],"of":[42,87],"the":[43,70,84,97,109,122,144],"residue":[44,88],"amplifier":[45],"(RA)":[46],"by":[47],"28":[48],"dB,":[49],"enabling":[50],"one-time":[51],"foreground":[52],"calibration":[53],"that":[54,79,108],"avoids":[55],"persistent":[56],"inter-stage":[57],"error":[59],"tracking.":[60],"Second,":[61],"dynamic":[63],"auto-zeroing":[64],"technique":[65],"addresses":[66],"offsets":[67,81],"both":[69],"RA":[71],"and":[72,104,130,158],"first-stage":[73],"comparator":[74],"through":[75],"switched-capacitor":[77],"filter":[78],"extracts":[80],"based":[82],"on":[83],"stochastic":[85],"characteristics":[86],"signals.":[89],"Dynamically":[90],"level-shifted":[91],"capacitors":[92],"(DLSC)":[93],"are":[94,115],"embedded":[95],"at":[96,133],"differential":[98],"inputs":[99],"neutralize":[101],"aliased":[102],"noise":[103],"thermal":[105],"noise,":[106],"so":[107],"offset":[110],"drifts":[111],"under":[112,161],"high-temperature":[113],"environment":[114],"effectively":[116],"cancelled.":[117],"Fabricated":[118],"in":[119],"40-nm":[120],"CMOS,":[121],"prototype":[123,145],"occupies":[124],"0.22":[125],"mm2and":[126],"achieves":[127],"65.5-dB":[128],"83-dB":[131],"SFDR":[132],"Nyquist":[134],"input":[135],"while":[136],"consuming":[137],"3.7":[138],"mW.":[139],"Across":[140],"six":[141],"tested":[142],"chips,":[143],"design":[146],"exhibits":[147],"merely":[148],"degradation":[151],"~":[155],"1.3-dB":[159],"\u00b1":[162],"5":[163],"%":[164],"supply":[165],"voltage":[166],"(1.1":[167],"V)":[168],"fluctuations.":[169]},"counts_by_year":[],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-12-17T00:00:00"}